From WikiChip
Difference between revisions of "amd/am186ex/am186er–33vc\w"
(→Cache) |
|||
Line 87: | Line 87: | ||
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}} | {{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=0 | + | |l1 cache=0 KiB |
− | |l1 break=1x0 | + | |l1 break=1x0 KiB |
|l1 desc= | |l1 desc= | ||
|l1 extra= | |l1 extra= | ||
− | |l2 cache=0 | + | |l2 cache=0 KiB |
− | |l2 break=1x0 | + | |l2 break=1x0 KiB |
}} | }} | ||
Revision as of 21:37, 20 September 2016
Am186ER–33VC\W | |||||||||||
Designer | AMD | ||||||||||
Manufacturer | AMD | ||||||||||
Model Number | Am186ER–33VC\W | ||||||||||
Part Number | Am186ER–33VC\W | ||||||||||
Market | Embedded | ||||||||||
Introduction | May 1996 (announced) October 1996 (launch) | ||||||||||
General information | |||||||||||
Family | Am186Ex | ||||||||||
Series | Am186ER | ||||||||||
Frequency | 33 MHz 0.033 GHz
33,000 kHz | ||||||||||
Bus speed | 8.25 MHz 0.00825 GHz
8,250 kHz | ||||||||||
Bus rate | 8.25 MT/s 0.00825 GT/s
8,250 kT/s | ||||||||||
Microarchitecture | |||||||||||
Microarchitecture | 80186 | ||||||||||
Core name | Am186 | ||||||||||
Process | 350 nm 0.35 μm
3.5e-4 mm | ||||||||||
Word size | 16 bit 2 octets
4 nibbles | ||||||||||
Core count | 1 | ||||||||||
Max CPUs | 1 | ||||||||||
Electrical | |||||||||||
Vcore | 3.3 V 33 dV ± 0.3 V
330 cV 3,300 mV | ||||||||||
Tcase | 0 °C 273.15 K – 100 °C32 °F 491.67 °R 373.15 K
212 °F 671.67 °R | ||||||||||
Tstorage | -65 °C 208.15 K – 125 °C-85 °F 374.67 °R 398.15 K
257 °F 716.67 °R | ||||||||||
SRAM | 32 KB | ||||||||||
Max Memory | 1 MB "MB" is not declared as a valid unit of measurement for this property.
| ||||||||||
Pins | |||||||||||
Pins | 100 | ||||||||||
IRQ lines | 6 | ||||||||||
I/O ports | 32 | ||||||||||
Packaging | |||||||||||
|
Am186ER–33VC\W is a microcontroller designed by AMD. This MCU incorporated the Am186 core which operated at 33 MHz. This model supported all the base features such as 32 general purpose I/O ports, timers, and SSI. Additionally, this MCU also integrates 32 KB SRAM on-die.
Cache
- Main article: 80186 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics
This chip had no integrated graphics processing unit.
Features
- Single clock input
- Interrupt Control Unit
- General Purpose DMA (2 independent channels)
- 3 x 16-bit timers
- Watchdog Timer
- UART
- 32x General Purpose IO
- Synchronous Serial Interface
- Watchdog timer can generate NMI or reset
- 6 x external interrupts
- 32 KB SRAM
Documents
Datasheets
- Am186ER; Publication #20732
Manuals
Facts about "Am186ER–33VC\W - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Am186ER–33VC\W - AMD#package_1 + |
base frequency | 33 MHz (0.033 GHz, 33,000 kHz) + |
bus rate | 8.25 MT/s (0.00825 GT/s, 8,250 kT/s) + |
bus speed | 8.25 MHz (0.00825 GHz, 8,250 kHz) + |
core count | 1 + |
core name | Am186 + |
core voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
core voltage tolerance | 0.3 V + |
designer | AMD + |
family | Am186Ex + |
first announced | May 1996 + |
first launched | October 1996 + |
full page name | amd/am186ex/am186er–33vc\w + |
instance of | microcontroller + |
manufacturer | AMD + |
market segment | Embedded + |
max case temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | 80186 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
model number | Am186ER–33VC\W + |
name | Am186ER–33VC\W + |
package | TQFP-100 + |
part number | Am186ER–33VC\W + |
pin count | 100 + |
process | 350 nm (0.35 μm, 3.5e-4 mm) + |
series | Am186ER + |
word size | 16 bit (2 octets, 4 nibbles) + |