From WikiChip
Difference between revisions of "amd/k6-2/k6-2-475ahx"
Line 77: | Line 77: | ||
}} | }} | ||
'''K6-2/475AHX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 475 MHz with a [[FSB]] of 95 MHz consumed 29.6 W. | '''K6-2/475AHX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 475 MHz with a [[FSB]] of 95 MHz consumed 29.6 W. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}} | ||
+ | [[L2$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip. | ||
+ | {{cache info | ||
+ | |l1i cache=32 KB | ||
+ | |l1i break=1x32 KB | ||
+ | |l1i desc=2-way set associative | ||
+ | |l1i extra= | ||
+ | |l1d cache=32 KB | ||
+ | |l1d break=1x32 KB | ||
+ | |l1d desc=2-way set associative | ||
+ | |l1d extra= | ||
+ | |l2 cache= | ||
+ | |l2 break= | ||
+ | |l2 desc= | ||
+ | |l2 extra= | ||
+ | |l3 cache= | ||
+ | |l3 break= | ||
+ | |l3 desc= | ||
+ | |l3 extra= | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This SoC has no integrated graphics processing unit. | ||
+ | |||
+ | == Features == | ||
+ | {{mpu features | ||
+ | | mmx = true | ||
+ | | 3dnow = true | ||
+ | }} | ||
+ | * Auto-power down state | ||
+ | * Stop clock state |
Revision as of 21:42, 3 August 2016
Template:mpu K6-2/475AHX was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 475 MHz with a FSB of 95 MHz consumed 29.6 W.
Cache
- Main article: K6-2 § Cache
L2$ can be 512 KB to 2 MB, depending on manufacturer and motherboard model. L2$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
L1D$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Auto-power down state
- Stop clock state
Facts about "K6-2/475AHX - AMD"
base frequency | 475 MHz (0.475 GHz, 475,000 kHz) + |
bus rate | 95 MT/s (0.095 GT/s, 95,000 kT/s) + |
bus speed | 95 MHz (0.095 GHz, 95,000 kHz) + |
bus type | FSB + |
clock multiplier | 5 + |
core count | 1 + |
core family | 5 + |
core model | 8 + |
core name | Chomper Extended + |
core stepping | 12 + |
core voltage | 2.4 V (24 dV, 240 cV, 2,400 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 58C + |
designer | AMD + |
die area | 81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) + |
family | K6-2 + |
first announced | April 15, 1999 + |
first launched | April 15, 1999 + |
full page name | amd/k6-2/k6-2-475ahx + |
instance of | microprocessor + |
io voltage | 3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) + |
io voltage tolerance | 7% + |
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
ldate | April 15, 1999 + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 338.15 K (65 °C, 149 °F, 608.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
microarchitecture | K6-2 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
model number | K6-2/475AHX + |
name | K6-2/475AHX + |
part number | AMD-K6-2/475AHX + |
platform | Super 7 + |
power dissipation | 29.6 W (29,600 mW, 0.0397 hp, 0.0296 kW) + |
process | 250 nm (0.25 μm, 2.5e-4 mm) + |
series | K6-2 Desktop + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
transistor count | 9,300,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |