From WikiChip
Difference between revisions of "Template:logic device"

Line 1: Line 1:
<includeonly>
+
<includeo@nly>
 
{| style="border: solid 1px #e5e5ff; width: 250px; float: right;"
 
{| style="border: solid 1px #e5e5ff; width: 250px; float: right;"
 
| style="text-align: center; background: #ccffcc; font-size: 16px;" | '''{{{title}}}'''
 
| style="text-align: center; background: #ccffcc; font-size: 16px;" | '''{{{title}}}'''
Line 6: Line 6:
 
|-
 
|-
 
| {{{symbol body}}}
 
| {{{symbol body}}}
{{#if: {{{functional body|}}} | <td><tr style="text-align: center; font-size: 16px; padding-top: 10px;">Functional</tr></td><td>{{{functional body}}}</td>|}}
+
{{#if:{{{functional body|}}}|{{!-}}|<nowiki />}}
 +
{{#if:{{{functional body|}}}|{{!}} style="text-align: center; font-size: 16px; padding-top: 10px;" {{!}} Functional|<nowiki />}}
 +
{{#if:{{{functional body|}}}|{{!-}}|<nowiki />}}
 +
{{#if:{{{functional body|}}}|{{!}}{{{functional body|}}}|<nowiki />}}
 
|-
 
|-
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Truth Table
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Truth Table

Revision as of 18:27, 24 November 2015

<includeo@nly>

{{{title}}}
{{{symbol title}}}
{{{symbol body}}}

Truth Table

{{{truth table}}}

Other Gates
Buffer TriBuffer NOT
AND OR XOR
NAND NOR XNOR
IMPLY NIMPLY INH
Trans AOI OAI
Other Components
Plexers
MUX DEMUX Encoder
Decoder Pri-Encoder
ALU
Adder Subtractor Multiplier
Divider Shifter Rotator
Comparator Negator
Memory
D latch D flip-flop SR latch
JK flip-flop T flip-flop Register
Register file SRAM Counter
ROM CAM DRAM
I/O
Shift register SIPO PISO
ADC DAC
</includeonly>
AND Gate
ANSI Symbol
and gate (ansi).svg
Functional
and gate functional.gif
Truth Table
Inputs Outputs
A B Q
0 0 0
0 1 0
1 0 0
1 1 1
Other Gates
Buffer TriBuffer NOT
AND OR XOR
NAND NOR XNOR
Trans AOI OAI
MAJ INH IMPLY
NIMPLY
Other Components
Plexers
MUX DEMUX Encoder
Decoder Pri-Encoder
ALU
Adder Subtractor Multiplier
Divider Shifter Rotator
MAC Comparator Negator
Memory
D latch D flip-flop SR latch
JK flip-flop T flip-flop Register
Register file SRAM Counter
ROM CAM DRAM
I/O
Shift register SIPO PISO
ADC DAC
{{logic device
|title            = AND Gate
|symbol title     = ANSI Symbol
|symbol body      = [[File:and gate (ansi).svg|150px|center]]
|functional body  = [[File:and gate functional.gif|center]]
|truth table      = {{truth table/and}}
}}