From WikiChip
Difference between revisions of "annapurna labs/graviton/graviton"
< annapurna labs

 
(16 intermediate revisions by 6 users not shown)
Line 1: Line 1:
−
{{annapurna title|AL73400 (AWS Graviton)}}
+
{{annapurna title|AWS Graviton}}
 
{{chip
 
{{chip
−
|name=AL73400
+
|name=AWS Graviton
−
|no image=Yes
+
|no image=No
 +
|image=graviton 1.png
 
|designer=Annapurna Labs
 
|designer=Annapurna Labs
 
|manufacturer=TSMC
 
|manufacturer=TSMC
Line 11: Line 12:
 
|first launched=November 27, 2018
 
|first launched=November 27, 2018
 
|family=Alpine
 
|family=Alpine
−
|frequency=2,300 MHz
+
|frequency=2,000 MHz
 +
|isa=ARMv8
 +
|isa family=ARM
 
|microarch=Cortex-A72
 
|microarch=Cortex-A72
 
|core name=Cortex-A72
 
|core name=Cortex-A72
 +
|process=16 nm
 +
|transistors=5,000,000,000
 
|technology=CMOS
 
|technology=CMOS
 
|word size=64 bit
 
|word size=64 bit
 
|core count=16
 
|core count=16
 
|thread count=16
 
|thread count=16
 +
|successor=Graviton2
 +
|successor link=annapurna_labs/graviton/graviton2
 
}}
 
}}
−
'''Alpine AL73400''', branded as '''AWS Graviton''' by Amazon, is a [[16-core]] [[ARMv8]] SoC designed by [[Annapurna Labs]]. These processors are offered as part of Amazon's EC2 A1 instances. The AL73400 features 16 {{armh|Cortex-A72|l=arch}} cores orginized as four quad-core clusters, all operating at 2.3 GHz.
+
'''AWS Graviton''' ('''Alpine AL73400''') is a [[16-core]] [[ARMv8]] SoC designed by [[Amazon]] ([[Annapurna Labs]]) for Amazon's own infrastructure. The chip was first unveiled by Peter DeSantis during Amazon's AWS re:Invent 2018 and has been in deployment for user access since early 2019. These processors are offered as part of Amazon's EC2 A1 instances. The Graviton features 16 {{armh|Cortex-A72|l=arch}} cores organized as four quad-core clusters, all operating at 2.3 GHz.
 +
 
 +
== Cache ==
 +
{{main|arm_holdings/microarchitectures/cortex-a72#Memory_Hierarchy|l1=Cortex-A72 § Cache}}
 +
{{cache size
 +
|l1 cache=1.25 MiB
 +
|l1i cache=768 KiB
 +
|l1i break=16x48 KiB
 +
|l1d cache=512 KiB
 +
|l1d break=16x32 KiB
 +
|l2 cache=8 MiB
 +
|l2 break=4x2 MiB
 +
}}
 +
 
 +
== Raw info ==
 +
=== lscpu ===
 +
<pre>
 +
# lscpu
 +
 
 +
Architecture:          aarch64
 +
Byte Order:            Little Endian
 +
CPU(s):                16
 +
On-line CPU(s) list:  0-15
 +
Thread(s) per core:    1
 +
Core(s) per socket:    4
 +
Socket(s):            4
 +
NUMA node(s):          1
 +
Model:                3
 +
BogoMIPS:              166.66
 +
L1d cache:            32K
 +
L1i cache:            48K
 +
L2 cache:              2048K
 +
NUMA node0 CPU(s):    0-15
 +
Flags:                fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
</pre>
 +
 
 +
See [[arm/armv8#ARMv8_Extensions_and_Processor_Features|ARMv8 features]] for a description of flags.
 +
 
 +
=== lstopo ===
 +
<pre style="height: 300px; overflow-y: scroll;">
 +
# lstopo-no-graphics
 +
 
 +
Machine (30GB)
 +
  Package L#0 + L2 L#0 (2048KB)
 +
    L1d L#0 (32KB) + L1i L#0 (48KB) + Core L#0 + PU L#0 (P#0)
 +
    L1d L#1 (32KB) + L1i L#1 (48KB) + Core L#1 + PU L#1 (P#1)
 +
    L1d L#2 (32KB) + L1i L#2 (48KB) + Core L#2 + PU L#2 (P#2)
 +
    L1d L#3 (32KB) + L1i L#3 (48KB) + Core L#3 + PU L#3 (P#3)
 +
  Package L#1 + L2 L#1 (2048KB)
 +
    L1d L#4 (32KB) + L1i L#4 (48KB) + Core L#4 + PU L#4 (P#4)
 +
    L1d L#5 (32KB) + L1i L#5 (48KB) + Core L#5 + PU L#5 (P#5)
 +
    L1d L#6 (32KB) + L1i L#6 (48KB) + Core L#6 + PU L#6 (P#6)
 +
    L1d L#7 (32KB) + L1i L#7 (48KB) + Core L#7 + PU L#7 (P#7)
 +
  Package L#2 + L2 L#2 (2048KB)
 +
    L1d L#8 (32KB) + L1i L#8 (48KB) + Core L#8 + PU L#8 (P#8)
 +
    L1d L#9 (32KB) + L1i L#9 (48KB) + Core L#9 + PU L#9 (P#9)
 +
    L1d L#10 (32KB) + L1i L#10 (48KB) + Core L#10 + PU L#10 (P#10)
 +
    L1d L#11 (32KB) + L1i L#11 (48KB) + Core L#11 + PU L#11 (P#11)
 +
  Package L#3 + L2 L#3 (2048KB)
 +
    L1d L#12 (32KB) + L1i L#12 (48KB) + Core L#12 + PU L#12 (P#12)
 +
    L1d L#13 (32KB) + L1i L#13 (48KB) + Core L#13 + PU L#13 (P#13)
 +
    L1d L#14 (32KB) + L1i L#14 (48KB) + Core L#14 + PU L#14 (P#14)
 +
    L1d L#15 (32KB) + L1i L#15 (48KB) + Core L#15 + PU L#15 (P#15)
 +
  HostBridge L#0
 +
    PCI 1d0f:8061
 +
    PCI 1d0f:ec20
 +
      Net L#0 "eth0"
 +
</pre>
 +
=== cpuinfo ===
 +
<pre style="height: 300px; overflow-y: scroll;">
 +
# cat /proc/cpuinfo
 +
 
 +
processor      : 0
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 1
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 2
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 3
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 4
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 5
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 6
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 7
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 8
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 9
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 10
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 11
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 12
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 13
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 14
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
 
 +
processor      : 15
 +
BogoMIPS        : 166.66
 +
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
 +
CPU implementer : 0x41
 +
CPU architecture: 8
 +
CPU variant    : 0x0
 +
CPU part        : 0xd08
 +
CPU revision    : 3
 +
</pre>

Latest revision as of 01:35, 12 December 2023

Edit Values
AWS Graviton
graviton 1.png
General Info
DesignerAnnapurna Labs
ManufacturerTSMC
Model NumberAL73400
Part NumberAL73400-00-A0
MarketServer
IntroductionNovember 27, 2018 (announced)
November 27, 2018 (launched)
General Specs
FamilyAlpine
Frequency2,000 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A72
Core NameCortex-A72
Process16 nm
Transistors5,000,000,000
TechnologyCMOS
Word Size64 bit
Cores16
Threads16
Succession

AWS Graviton (Alpine AL73400) is a 16-core ARMv8 SoC designed by Amazon (Annapurna Labs) for Amazon's own infrastructure. The chip was first unveiled by Peter DeSantis during Amazon's AWS re:Invent 2018 and has been in deployment for user access since early 2019. These processors are offered as part of Amazon's EC2 A1 instances. The Graviton features 16 Cortex-A72 cores organized as four quad-core clusters, all operating at 2.3 GHz.

Cache[edit]

Main article: Cortex-A72 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.25 MiB
1,280 KiB
1,310,720 B
L1I$768 KiB
786,432 B
0.75 MiB
16x48 KiB  
L1D$512 KiB
524,288 B
0.5 MiB
16x32 KiB  
L2$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB  

Raw info[edit]

lscpu[edit]

# lscpu

Architecture:          aarch64
Byte Order:            Little Endian
CPU(s):                16
On-line CPU(s) list:   0-15
Thread(s) per core:    1
Core(s) per socket:    4
Socket(s):             4
NUMA node(s):          1
Model:                 3
BogoMIPS:              166.66
L1d cache:             32K
L1i cache:             48K
L2 cache:              2048K
NUMA node0 CPU(s):     0-15
Flags:                 fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid

See ARMv8 features for a description of flags.

lstopo[edit]

# lstopo-no-graphics 

Machine (30GB)
  Package L#0 + L2 L#0 (2048KB)
    L1d L#0 (32KB) + L1i L#0 (48KB) + Core L#0 + PU L#0 (P#0)
    L1d L#1 (32KB) + L1i L#1 (48KB) + Core L#1 + PU L#1 (P#1)
    L1d L#2 (32KB) + L1i L#2 (48KB) + Core L#2 + PU L#2 (P#2)
    L1d L#3 (32KB) + L1i L#3 (48KB) + Core L#3 + PU L#3 (P#3)
  Package L#1 + L2 L#1 (2048KB)
    L1d L#4 (32KB) + L1i L#4 (48KB) + Core L#4 + PU L#4 (P#4)
    L1d L#5 (32KB) + L1i L#5 (48KB) + Core L#5 + PU L#5 (P#5)
    L1d L#6 (32KB) + L1i L#6 (48KB) + Core L#6 + PU L#6 (P#6)
    L1d L#7 (32KB) + L1i L#7 (48KB) + Core L#7 + PU L#7 (P#7)
  Package L#2 + L2 L#2 (2048KB)
    L1d L#8 (32KB) + L1i L#8 (48KB) + Core L#8 + PU L#8 (P#8)
    L1d L#9 (32KB) + L1i L#9 (48KB) + Core L#9 + PU L#9 (P#9)
    L1d L#10 (32KB) + L1i L#10 (48KB) + Core L#10 + PU L#10 (P#10)
    L1d L#11 (32KB) + L1i L#11 (48KB) + Core L#11 + PU L#11 (P#11)
  Package L#3 + L2 L#3 (2048KB)
    L1d L#12 (32KB) + L1i L#12 (48KB) + Core L#12 + PU L#12 (P#12)
    L1d L#13 (32KB) + L1i L#13 (48KB) + Core L#13 + PU L#13 (P#13)
    L1d L#14 (32KB) + L1i L#14 (48KB) + Core L#14 + PU L#14 (P#14)
    L1d L#15 (32KB) + L1i L#15 (48KB) + Core L#15 + PU L#15 (P#15)
  HostBridge L#0
    PCI 1d0f:8061
    PCI 1d0f:ec20
      Net L#0 "eth0"

cpuinfo[edit]

# cat /proc/cpuinfo

processor       : 0
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 1
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 2
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 3
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 4
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 5
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 6
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 7
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 8
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 9
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 10
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 11
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 12
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 13
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 14
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3

processor       : 15
BogoMIPS        : 166.66
Features        : fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
CPU implementer : 0x41
CPU architecture: 8
CPU variant     : 0x0
CPU part        : 0xd08
CPU revision    : 3
Retrieved from "https://en.wikichip.org/w/index.php?title=annapurna_labs/graviton/graviton&oldid=102075"
Facts about "AWS Graviton - Annapurna Labs (Amazon)"
RDF feed
base frequency2,000 MHz (2 GHz, 2,000,000 kHz) +
core count16 +
core nameCortex-A72 +
designerAnnapurna Labs +
familyAlpine +
first announcedNovember 27, 2018 +
first launchedNovember 27, 2018 +
full page nameannapurna labs/graviton/graviton +
instance ofmicroprocessor +
isaARMv8 +
isa familyARM +
l1$ size1,280 KiB (1,310,720 B, 1.25 MiB) +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ size768 KiB (786,432 B, 0.75 MiB) +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldateNovember 27, 2018 +
main imageFile:graviton 1.png +
manufacturerTSMC +
market segmentServer +
microarchitectureCortex-A72 +
model numberAL73400 +
nameAWS Graviton +
part numberAL73400-00-A0 +
process16 nm (0.016 μm, 1.6e-5 mm) +
technologyCMOS +
thread count16 +
transistor count5,000,000,000 +
word size64 bit (8 octets, 16 nibbles) +