From WikiChip
Difference between revisions of "amd/ryzen 3/1200"
(→Memory controller) |
(Replaced package module by package name.) |
||
| (28 intermediate revisions by 8 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|Ryzen 3 1200}} | {{amd title|Ryzen 3 1200}} | ||
| − | {{ | + | {{chip |
| − | + | |name=AMD Ryzen 3 1200 | |
| − | | name | + | |no image=Yes |
| − | | no image | + | |designer=AMD |
| − | + | |manufacturer=GlobalFoundries | |
| − | + | |model number=1200 | |
| − | + | |part number=YD1200BBM4KAE | |
| − | | designer | + | |part number 2=YD1200BBAEBOX |
| − | | manufacturer | + | |market=Desktop |
| − | | model number | + | |first announced=July 27,2017 |
| − | | part number | + | |first launched=July 27,2017 |
| − | | market | + | |release price=$109 |
| − | | first announced | + | |family=Ryzen 3 |
| − | | first launched | + | |series=Ryzen |
| − | + | |locked=No | |
| − | + | |frequency=3,100 MHz | |
| − | | release price | + | |turbo frequency1=3,400 MHz |
| − | + | |turbo frequency2=3,400 MHz | |
| − | | family | + | |turbo frequency3=3,100 MHz |
| − | | series | + | |turbo frequency4=3,100 MHz |
| − | | locked | + | |turbo frequency=Yes |
| − | | frequency | + | |bus links=4 |
| − | + | |bus rate=8 GT/s | |
| − | | turbo frequency1 | + | |clock multiplier=31 |
| − | | turbo frequency2 | + | |isa=x86-64 |
| − | | turbo frequency3 | + | |isa family=x86 |
| − | | turbo frequency4 | + | |microarch=Zen |
| − | | turbo | + | |chipset=Promontory |
| − | + | |core name=Summit Ridge | |
| − | + | |core family=23 | |
| − | + | |core model=1 | |
| − | | bus | + | |core stepping=B1 |
| − | + | |process=14 nm | |
| − | | bus rate | + | |transistors=4,800,000,000 |
| − | + | |technology=CMOS | |
| − | | clock multiplier | + | |die area=213 mm² |
| − | + | |word size=64 bit | |
| − | + | |core count=4 | |
| − | + | |thread count=4 | |
| − | | isa | + | |max cpus=1 |
| − | | isa | + | |max memory=64 GiB |
| − | | microarch | + | |tdp=65 W |
| − | + | |package name 1=amd,socket am4 | |
| − | | chipset | ||
| − | | core name | ||
| − | | core family | ||
| − | | core model | ||
| − | | core stepping | ||
| − | | process | ||
| − | | transistors | ||
| − | | technology | ||
| − | | die area | ||
| − | |||
| − | |||
| − | | word size | ||
| − | | core count | ||
| − | | thread count | ||
| − | | max cpus | ||
| − | | max memory | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | tdp | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | package | ||
}} | }} | ||
| − | '''Ryzen 3 1200''' is a {{arch|64}} [[quad-core]] low-end performance [[x86]] desktop microprocessor | + | '''Ryzen 3 1200''' is a {{arch|64}} [[quad-core]] low-end performance [[x86]] desktop microprocessor introduced by [[AMD]] in late [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1200 operates at a base frequency of 3.1 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.4 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. |
| − | |||
| − | |||
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}} | {{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}} | ||
| Line 106: | Line 67: | ||
== Memory controller == | == Memory controller == | ||
| − | |||
{{memory controller | {{memory controller | ||
|type=DDR4-2666 | |type=DDR4-2666 | ||
| Line 121: | Line 81: | ||
== Expansions == | == Expansions == | ||
| − | The | + | The 1200 includes 20 PCIe lanes - 16 for a [[DGP]] and 4 for storage (NVMe or 2 ports SATA Express). |
{{expansions | {{expansions | ||
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 20 | | pcie lanes = 20 | ||
| − | | pcie config = | + | | pcie config = 1x16+1x4 |
| sata revision = 3.0 | | sata revision = 3.0 | ||
| sata ports = 4 | | sata ports = 4 | ||
| Line 137: | Line 97: | ||
}} | }} | ||
* eMMC, LPC, SMBus, SPI/eSPI | * eMMC, LPC, SMBus, SPI/eSPI | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Audio == | == Audio == | ||
| Line 179: | Line 125: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
| − | + | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Latest revision as of 22:31, 25 March 2023
| Edit Values | |
| AMD Ryzen 3 1200 | |
| General Info | |
| Designer | AMD |
| Manufacturer | GlobalFoundries |
| Model Number | 1200 |
| Part Number | YD1200BBM4KAE, YD1200BBAEBOX |
| Market | Desktop |
| Introduction | July 27,2017 (announced) July 27,2017 (launched) |
| Release Price | $109 |
| Shop | Amazon |
| General Specs | |
| Family | Ryzen 3 |
| Series | Ryzen |
| Locked | No |
| Frequency | 3,100 MHz |
| Turbo Frequency | Yes |
| Turbo Frequency | 3,400 MHz (1 core), 3,400 MHz (2 cores), 3,100 MHz (3 cores), 3,100 MHz (4 cores) |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 31 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Zen |
| Chipset | Promontory |
| Core Name | Summit Ridge |
| Core Family | 23 |
| Core Model | 1 |
| Core Stepping | B1 |
| Process | 14 nm |
| Transistors | 4,800,000,000 |
| Technology | CMOS |
| Die | 213 mm² |
| Word Size | 64 bit |
| Cores | 4 |
| Threads | 4 |
| Max Memory | 64 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| TDP | 65 W |
| Packaging | |
| Package | OPGA-1331 |
| Package Type | Organic Micro Pin Grid Array |
| Dimension | 40 mm × 40 mm |
| Pitch | 1 mm |
| Contacts | 1331 |
| Socket | Socket AM4 |
Ryzen 3 1200 is a 64-bit quad-core low-end performance x86 desktop microprocessor introduced by AMD in late 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1200 operates at a base frequency of 3.1 GHz with a TDP of 65 W and a Boost frequency of 3.4 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache[edit]
- Main article: Zen § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
| [Edit] Memory Configurations | |||
|---|---|---|---|
| Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
| 4 DIMMs | DDR4-2133 | ||
| Double Rank | 2 DIMMs | DDR4-2400 | |
| 4 DIMMs | DDR4-1866 | ||
Expansions[edit]
The 1200 includes 20 PCIe lanes - 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).
|
Expansion Options
|
||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||
- eMMC, LPC, SMBus, SPI/eSPI
Audio[edit]
Support Azalia High Definition Audio
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
- This model has partial XFR support, allowing for an additional +50 MHz boost frequency.
Facts about "Ryzen 3 1200 - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 3 1200 - AMD#io + |
| base frequency | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| chipset | Promontory + |
| clock multiplier | 31 + |
| core count | 4 + |
| core family | 23 + |
| core model | 1 + |
| core name | Summit Ridge + |
| core stepping | B1 + |
| designer | AMD + |
| die area | 213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) + |
| family | Ryzen 3 + |
| first announced | July 27, 2017 + |
| first launched | July 27, 2017 + |
| full page name | amd/ryzen 3/1200 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has amd amd-v technology | true + |
| has amd amd-vi technology | true + |
| has amd sensemi technology | true + |
| has ecc memory support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
| has locked clock multiplier | false + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
| ldate | July 27, 2017 + |
| manufacturer | GlobalFoundries + |
| market segment | Desktop + |
| max cpu count | 1 + |
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
| max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 20 + |
| microarchitecture | Zen + |
| model number | 1200 + |
| name | AMD Ryzen 3 1200 + |
| package | OPGA-1331 + |
| part number | YD1200BBM4KAE + and YD1200BBAEBOX + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 109.00 (€ 98.10, £ 88.29, ¥ 11,262.97) + |
| series | Ryzen + |
| smp max ways | 1 + |
| socket | Socket AM4 + |
| supported memory type | DDR4-2666 + |
| tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + |
| technology | CMOS + |
| thread count | 4 + |
| transistor count | 4,800,000,000 + |
| turbo frequency (1 core) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
| turbo frequency (2 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
| turbo frequency (3 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
| turbo frequency (4 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |