From WikiChip
Difference between revisions of "amd/ryzen 7/5800x"
(13 intermediate revisions by 9 users not shown) | |||
Line 5: | Line 5: | ||
|designer=AMD | |designer=AMD | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
− | |manufacturer 2= | + | |manufacturer 2=GlobalFoundries |
− | |model number= | + | |model number=5800X |
|part number=100-000000063 | |part number=100-000000063 | ||
|part number 2=100-100000063WOF | |part number 2=100-100000063WOF | ||
Line 12: | Line 12: | ||
|first announced=October 8, 2020 | |first announced=October 8, 2020 | ||
|first launched=November 5, 2020 | |first launched=November 5, 2020 | ||
− | |release price=$449 | + | |release price=$449 |
|family=Ryzen 7 | |family=Ryzen 7 | ||
|series=5000 | |series=5000 | ||
Line 23: | Line 23: | ||
|microarch=Zen 3 | |microarch=Zen 3 | ||
|core name=Vermeer | |core name=Vermeer | ||
+ | |core family=25 | ||
+ | |core model=33 | ||
|process=7 nm | |process=7 nm | ||
|process 2=12 nm | |process 2=12 nm | ||
Line 34: | Line 36: | ||
|max cpus=1 | |max cpus=1 | ||
|tdp=105 W | |tdp=105 W | ||
+ | |tcase min=0 °C | ||
+ | |tcase max=90 °C | ||
|package name 1=amd,socket_am4 | |package name 1=amd,socket_am4 | ||
+ | |predecessor=3800X | ||
+ | |predecessor link=amd/ryzen_7/3800x | ||
+ | |successor=7700X | ||
+ | |successor link=amd/ryzen_7/7700x | ||
}} | }} | ||
− | '''Ryzen 7 5800X''' is a {{arch|64}} [[ | + | '''Ryzen 7 5800X''' is a {{arch|64}} [[octa-core]] high-end performance [[x86]] desktop microprocessor introduced by [[AMD]] in late [[2020]]. Fabricated on TSMC's [[7 nm process]] based on the {{amd|Zen 3|Zen 3 microarchitecture|l=arch}}, this processor operates at 3.8 GHz with a [[TDP]] of 105 W and a {{amd|Precision Boost|Boost}} frequency of up to 4.7 GHz. The 5800X supports up to 128 GiB of dual-channel DDR4-3200 memory. |
== Cache == | == Cache == | ||
Line 48: | Line 56: | ||
|l1d break=8x32 KiB | |l1d break=8x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
|l2 cache=4 MiB | |l2 cache=4 MiB | ||
|l2 break=8x512 KiB | |l2 break=8x512 KiB | ||
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
|l3 cache=32 MiB | |l3 cache=32 MiB | ||
|l3 break=1x32 MiB | |l3 break=1x32 MiB | ||
+ | |l3 desc=16-way set associative | ||
|l3 policy=write-back | |l3 policy=write-back | ||
}} | }} | ||
Line 59: | Line 70: | ||
{{memory controller | {{memory controller | ||
|type=DDR4-3200 | |type=DDR4-3200 | ||
− | |ecc= | + | |ecc=Yes |
|max mem=128 GiB | |max mem=128 GiB | ||
+ | |controllers=2 | ||
|channels=2 | |channels=2 | ||
|width=128 bit | |width=128 bit | ||
Line 104: | Line 116: | ||
|sse42=Yes | |sse42=Yes | ||
|sse4a=Yes | |sse4a=Yes | ||
+ | |sse_gfni=No | ||
|avx=Yes | |avx=Yes | ||
+ | |avx_gfni=No | ||
|avx2=Yes | |avx2=Yes | ||
|avx512f=No | |avx512f=No | ||
Line 116: | Line 130: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
+ | |avx512gfni=No | ||
+ | |avx512vaes=No | ||
+ | |avx512vbmi2=No | ||
+ | |avx512bitalg=No | ||
+ | |avx512vpclmulqdq=No | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 131: | Line 151: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
|tbmt3=No | |tbmt3=No | ||
+ | |tvb=No | ||
|bpt=No | |bpt=No | ||
|eist=No | |eist=No | ||
Line 164: | Line 186: | ||
|osguard=No | |osguard=No | ||
|intqat=No | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 174: | Line 197: | ||
|amdsev=No | |amdsev=No | ||
|rvi=No | |rvi=No | ||
− | |smt= | + | |smt=Yes |
|sensemi=Yes | |sensemi=Yes | ||
|xfr=No | |xfr=No | ||
Line 181: | Line 204: | ||
|amdpb=No | |amdpb=No | ||
|amdpb2=Yes | |amdpb2=Yes | ||
+ | |amdpbod=No | ||
}} | }} |
Latest revision as of 06:35, 14 October 2022
Edit Values | |
Ryzen 7 5800X | |
General Info | |
Designer | AMD |
Manufacturer | TSMC, GlobalFoundries |
Model Number | 5800X |
Part Number | 100-000000063, 100-100000063WOF |
Market | Desktop |
Introduction | October 8, 2020 (announced) November 5, 2020 (launched) |
Release Price | $449 |
Shop | Amazon |
General Specs | |
Family | Ryzen 7 |
Series | 5000 |
Locked | No |
Frequency | 3,800 MHz |
Turbo Frequency | 4,700 MHz |
Clock multiplier | 38 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 3 |
Core Name | Vermeer |
Core Family | 25 |
Core Model | 33 |
Process | 7 nm, 12 nm |
Technology | CMOS |
MCP | Yes (2 dies) |
Word Size | 64 bit |
Cores | 8 |
Threads | 16 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 105 W |
Tcase | 0 °C – 90 °C |
Packaging | |
Package | OPGA-1331 |
Package Type | Organic Micro Pin Grid Array |
Dimension | 40 mm × 40 mm |
Pitch | 1 mm |
Contacts | 1331 |
Socket | Socket AM4 |
Succession | |
Ryzen 7 5800X is a 64-bit octa-core high-end performance x86 desktop microprocessor introduced by AMD in late 2020. Fabricated on TSMC's 7 nm process based on the Zen 3 microarchitecture, this processor operates at 3.8 GHz with a TDP of 105 W and a Boost frequency of up to 4.7 GHz. The 5800X supports up to 128 GiB of dual-channel DDR4-3200 memory.
Cache[edit]
- Main article: Zen 3 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
In addition to the x4 lanes that are reserved for the chipset, the Ryzen 7 5800X has x16 for a discrete graphics processor and x4 for storage (NVMe or 2 ports SATA Express).
Expansion Options |
|||||
|
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Ryzen 7 5800X - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 7 5800X - AMD#pcie + |
base frequency | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
clock multiplier | 38 + |
core count | 8 + |
core family | 25 + |
core model | 33 + |
core name | Vermeer + |
designer | AMD + |
die count | 2 + |
family | Ryzen 7 + |
first announced | October 8, 2020 + |
first launched | November 5, 2020 + |
full page name | amd/ryzen 7/5800x + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd extended frequency range 2 | true + |
has amd precision boost 2 | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology +, Extended Frequency Range 2 + and Precision Boost 2 + |
has locked clock multiplier | false + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | November 5, 2020 + |
manufacturer | TSMC + and GlobalFoundries + |
market segment | Desktop + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 1 + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 47.68 GiB/s (48,824.32 MiB/s, 51.196 GB/s, 51,196.01 MB/s, 0.0466 TiB/s, 0.0512 TB/s) + |
max memory channels | 2 + |
microarchitecture | Zen 3 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 5800X + |
name | Ryzen 7 5800X + |
package | OPGA-1331 + |
part number | 100-000000063 + and 100-100000063WOF + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 12 nm (0.012 μm, 1.2e-5 mm) + |
release price | $ 449.00 (€ 404.10, £ 363.69, ¥ 46,395.17) + |
series | 5000 + |
smp max ways | 1 + |
socket | Socket AM4 + |
supported memory type | DDR4-3200 + |
tdp | 105 W (105,000 mW, 0.141 hp, 0.105 kW) + |
technology | CMOS + |
thread count | 16 + |
turbo frequency | 4,700 MHz (4.7 GHz, 4,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |