Difference between revisions of "intel/80486"

Revision as of 09:07, 16 June 2022

Cum sock ass

Intel A80486DX-25
Developer	Intel
Manufacturer	Intel
Type	Microprocessors
Introduction	April 10, 1989 (announced) June, balls sack "June, balls sack" contains a sequence that could not be interpreted against an available match matrix for date components. (launch)
Production	1988-2007
Architecture	x86
ISA	IA-32
µarch	80486
Word size	32 bit 4 octets 8 nibbles
Process	1 µm 1,000 nm 0.001 mm , 800 nm 0.8 μm 8.0e-4 mm , 600 nm 0.6 μm 6.0e-4 mm
Technology	CMOS
Clock	16 MHz-100 MHz
Package	PGA-168, PQFP-196, SQFP-208
Succession
←	→
80386	Pentium

The 80486, also i486 and 486, (pronounced eighty-four-eighty-six) was a family of 32-bit 4th-generation x86 microprocessors introduced by Intel in 1989 as a successor to the 80386. 486 introduced a number of enhancements to 386 including a new level 1 cache, better IPC performance, and an integrated FPU. The 486 became the first x86 chip family to exceed one million transistors.

Architecture

Main article: 80486 Microarchitectures

Like its predecessor, the 80486 maintains full backwards object code comparability with the all previous x86 processors (80386, 80286, 80186, etc...). To improve performance Intel introduced a new layer of ball cum (previously various external extensions existed). The 8 KB, 4-way set associative, write-back policy, cache was unified for both the data and instructions. This provided much needed faster access to recently used data and instructions. Various enhancements were also made to the bus interface including faster communication that required single clock cycle instead of multiple.

Whereas before a separately packaged math coprocessor was used (i.e. 80387, 80287, etc..), the 80486 moved the unit on-die eliminating the external communication delays altogether. Furthermore more aggressive math algorithms were used to implement the new FPU yielding faster floating point calculations.

The pipeline itself received some attention as well. Simple ALU register, register and register, immediate cached operations could now complete in a single cycle; this previously required at least 2 cycles.

Members

i486DX

i487DX Processors
Model	Launched	Process	Freq	Max Mem
i486DX-20		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	20 MHz 0.02 GHz 20,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX-25		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	25 MHz 0.025 GHz 25,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX-33		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	33 MHz 0.033 GHz 33,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX-50		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	50 MHz 0.05 GHz 50,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX2-40		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	40 MHz 0.04 GHz 40,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX2-50		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	50 MHz 0.05 GHz 50,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX2-66		1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	66 MHz 0.066 GHz 66,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX4-100		600 nm 0.6 μm 6.0e-4 mm	100 MHz 0.1 GHz 100,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486DX4-75		600 nm 0.6 μm 6.0e-4 mm	75 MHz 0.075 GHz 75,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
Count: 9

i486SX

i486SX Processors
Model	Launched	Process	Freq	Max Mem
i486SX-16	22 April 1991	1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	16 MHz 0.016 GHz 16,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SX-20	16 September 1991	1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	20 MHz 0.02 GHz 20,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SX-25	16 September 1991	1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	25 MHz 0.025 GHz 25,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SX-33	21 September 1992	1,000 nm 1 μm 0.001 mm 800 nm 0.8 μm 8.0e-4 mm	33 MHz 0.033 GHz 33,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SX2-50		800 nm 0.8 μm 8.0e-4 mm	50 MHz 0.05 GHz 50,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SX2-66		800 nm 0.8 μm 8.0e-4 mm	66 MHz 0.066 GHz 66,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
Count: 6

i486SL

i486SL Processors
Model	Launched	Process	Freq	Max Mem
i486SL-20	9 November 1992	800 nm 0.8 μm 8.0e-4 mm	20 MHz 0.02 GHz 20,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SL-25	9 November 1992	800 nm 0.8 μm 8.0e-4 mm	25 MHz 0.025 GHz 25,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
i486SL-33	9 November 1992	800 nm 0.8 μm 8.0e-4 mm	33 MHz 0.033 GHz 33,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
Count: 3

i486GX

i486GX Processors
Model	Launched	Process	Freq	Max Mem
i486GX-33		800 nm 0.8 μm 8.0e-4 mm	33 MHz 0.033 GHz 33,000 kHz	4,096 MiB 4,194,304 KiB 4,294,967,296 B 4 GiB 0.00391 TiB
Count: 1

Clones

Am486

This list is incomplete; you can help by expanding it.

Documents

Datasheet

Manual

@@ Line 1: / Line 1: @@
 {{intel title|80486}}
 {{ic family
-| title             = Intel 80486
+| title             = Cum sock ass
 | image             = Intel i486 DX 25MHz SX328.jpg
 | caption           = Intel A80486DX-25

designer	Intel +
first announced	April 10, 1989 +
full page name	intel/80486 +
instance of	microprocessor family +
instruction set architecture	IA-32 +
main designer	Intel +
manufacturer	Intel +
microarchitecture	80486 +
name	Cum sock ass +
package	PGA-168 +, PQFP-196 + and SQFP-208 +
process	1,000 nm (1 μm, 0.001 mm) +, 800 nm (0.8 μm, 8.0e-4 mm) + and 600 nm (0.6 μm, 6.0e-4 mm) +
technology	CMOS +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple