From WikiChip
Information for "xiaomi/surge/s1"

Basic information

Display titleSurge S1 - Xiaomi
Default sort keySurge S1, Xiaomi
Page length (in bytes)4,029
Page ID16997
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page4
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation14:24, 3 March 2017
Latest editor104.28.90.5 (talk)
Date of latest edit03:42, 7 April 2022
Total number of edits19
Total number of distinct authors8
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (14)

Templates used on this page:

Facts about "Surge S1 - Xiaomi"
base frequency1,400 MHz (1.4 GHz, 1,400,000 kHz) + and 2,200 MHz (2.2 GHz, 2,200,000 kHz) +
bus typeAXI +
core count8 +
core nameCortex-A53 +
designerXiaomi + and ARM Holdings +
familySurge +
first announcedFebruary 28, 2017 +
full page namexiaomi/surge/s1 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuMali-T860 +
integrated gpu base frequency800 MHz (0.8 GHz, 800,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units4 +
isaARMv8 +
isa familyARM +
ldate3000 +
manufacturerTSMC +
market segmentMobile +
max memory bandwidth13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) +
max memory channels2 +
microarchitectureCortex-A53 +
model numberS1 +
nameXiaomi Surge S1 +
process28 nm (0.028 μm, 2.8e-5 mm) +
supported memory typeLPDDR3-1866 +
technologyCMOS +
thread count8 +
used byXiaomi Mi 5C, Cubepilot HereLink +