From WikiChip
Information for "renesas/r-car/h3 (sip)"
Basic information
Display title | R-Car H3 (SiP) - Renesas |
Default sort key | R-Car H3 (SiP), Intel |
Page length (in bytes) | 3,709 |
Page ID | 21375 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 6 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | BCD (talk | contribs) |
Date of page creation | 02:38, 23 July 2017 |
Latest editor | ChippyBot (talk | contribs) |
Date of latest edit | 16:32, 13 December 2017 |
Total number of edits | 12 |
Total number of distinct authors | 2 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (18) | Templates used on this page:
|
Facts about "R-Car H3 (SiP) - Renesas"
has ecc memory support | false + |
integrated gpu | PowerVR GX6650 + |
integrated gpu designer | Imagination Technologies + |
l1$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l1d$ size | 288 KiB (294,912 B, 0.281 MiB) + |
l1i$ size | 352 KiB (360,448 B, 0.344 MiB) + |
l2$ size | 2.5 MiB (2,560 KiB, 2,621,440 B, 0.00244 GiB) + |
max memory bandwidth | 47.68 GiB/s (48,824.32 MiB/s, 51.196 GB/s, 51,196.01 MB/s, 0.0466 TiB/s, 0.0512 TB/s) + |
max memory channels | 4 + |
supported memory type | LPDDR4-3200 + |