From WikiChip
Information for "nervana/nnp"

Basic information

Display titleNeural Network Processors (NNP) - Intel Nervana
Default sort keyNeural Network Processors (NNP), Nervana
Page length (in bytes)8,551
Page ID33762
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page7
Counted as a content pageYes
Number of subpages of this page4 (0 redirects; 4 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation15:24, 15 April 2019
Latest editorDavid (talk | contribs)
Date of latest edit11:42, 1 February 2020
Total number of edits28
Total number of distinct authors3
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (19)

Templates used on this page:

designerIntel +
first announcedMay 23, 2018 +
first launched2019 +
full page namenervana/nnp +
instance ofintegrated circuit family +
main designerIntel +
manufacturerIntel + and TSMC +
nameNNP +
packagePCIe x16 Gen 3 Card +, OCP OAM + and M.2 +
process28 nm (0.028 μm, 2.8e-5 mm) +, 16 nm (0.016 μm, 1.6e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) +
technologyCMOS +