From WikiChip
Information for "nervana/nnp"
Basic information
Display title | Neural Network Processors (NNP) - Intel Nervana |
Default sort key | Neural Network Processors (NNP), Nervana |
Page length (in bytes) | 8,551 |
Page ID | 33762 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 7 |
Counted as a content page | Yes |
Number of subpages of this page | 4 (0 redirects; 4 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 15:24, 15 April 2019 |
Latest editor | David (talk | contribs) |
Date of latest edit | 11:42, 1 February 2020 |
Total number of edits | 28 |
Total number of distinct authors | 3 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (19) | Templates used on this page:
|
Facts about "Neural Network Processors (NNP) - Intel Nervana"
designer | Intel + |
first announced | May 23, 2018 + |
first launched | 2019 + |
full page name | nervana/nnp + |
instance of | integrated circuit family + |
main designer | Intel + |
manufacturer | Intel + and TSMC + |
name | NNP + |
package | PCIe x16 Gen 3 Card +, OCP OAM + and M.2 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) +, 16 nm (0.016 μm, 1.6e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) + |
technology | CMOS + |