From WikiChip
Information for "intel/microarchitectures/sapphire rapids"
Basic information
| Display title | Sapphire Rapids - Microarchitectures - Intel |
| Default sort key | Sapphire Rapids, Intel |
| Page length (in bytes) | 4,336 |
| Page ID | 25880 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 1 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 08:26, 28 September 2017 |
| Latest editor | 95.24.54.109 (talk) |
| Date of latest edit | 17:24, 16 April 2025 |
| Total number of edits | 32 |
| Total number of distinct authors | 14 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (9) | Templates used on this page:
|
Facts about "Sapphire Rapids - Microarchitectures - Intel"
| codename | Sapphire Rapids + |
| core count | 6 +, 8 +, 56 + and 60 + |
| designer | Intel + |
| first launched | 2023 + |
| full page name | intel/microarchitectures/sapphire rapids + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sapphire Rapids + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |