From WikiChip
Information for "intel/microarchitectures/ice lake (server)"
Basic information
| Display title | Ice Lake (server) - Microarchitectures - Intel |
| Default sort key | Ice Lake (server), Intel |
| Page length (in bytes) | 8,022 |
| Page ID | 28554 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 3 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 19:49, 9 March 2018 |
| Latest editor | 95.24.51.160 (talk) |
| Date of latest edit | 09:00, 3 May 2025 |
| Total number of edits | 30 |
| Total number of distinct authors | 16 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (19) | Templates used on this page:
|
Facts about "Ice Lake (server) - Microarchitectures - Intel"
| codename | Ice Lake (server) + |
| core count | 8 +, 10 +, 12 +, 16 +, 18 +, 20 +, 24 +, 26 +, 28 +, 32 +, 36 +, 38 + and 40 + |
| designer | Intel + |
| first launched | April 2021 + |
| full page name | intel/microarchitectures/ice lake (server) + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Ice Lake (server) + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |