From WikiChip
Information for "intel/microarchitectures/gracemont"
Basic information
Display title | Gracemont - Microarchitectures - Intel |
Default sort key | Gracemont, Intel |
Page length (in bytes) | 1,690 |
Page ID | 32284 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 0 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 22:44, 25 December 2018 |
Latest editor | 2a0b:f4c2:2::39 (talk) |
Date of latest edit | 04:24, 1 September 2023 |
Total number of edits | 16 |
Total number of distinct authors | 12 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (9) | Templates used on this page:
|
Facts about "Gracemont - Microarchitectures - Intel"
codename | Gracemont + |
designer | Intel + |
first launched | 2021 + |
full page name | intel/microarchitectures/gracemont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Gracemont + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |