Semiconductor & Computer Engineering
From WikiChip
Information for "intel/microarchitectures/enhanced netburst"
Basic information
| Display title | Enhanced NetBurst - Microarchitectures - Intel |
| Default sort key | Enhanced NetBurst, Intel |
| Page length (in bytes) | 2,675 |
| Page ID | 21543 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 17:59, 12 August 2017 |
| Latest editor | 95.24.51.160 (talk) |
| Date of latest edit | 01:21, 4 May 2025 |
| Total number of edits | 12 |
| Total number of distinct authors | 4 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (11) | Templates used on this page:
|
Facts about "Enhanced NetBurst - Microarchitectures - Intel"
| codename | Enhanced NetBurst + |
| designer | Intel + |
| first launched | November 2002 + |
| full page name | intel/microarchitectures/enhanced netburst + |
| instance of | microarchitecture + |
| instruction set architecture | x86-32 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Enhanced NetBurst + |
| phase-out | May 2004 + |
| process | 90 nm (0.09 μm, 9.0e-5 mm) + and 65 nm (0.065 μm, 6.5e-5 mm) + |