From WikiChip
Information for "intel/microarchitectures/cooper lake"

Basic information

Display titleCooper Lake - Microarchitectures - Intel
Default sort keyCooper Lake, Intel
Page length (in bytes)3,786
Page ID30512
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page5
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation10:45, 29 June 2018
Latest editor95.24.51.101 (talk)
Date of latest edit22:43, 5 March 2025
Total number of edits36
Total number of distinct authors9
Recent number of edits (within past 90 days)1
Recent number of distinct authors1

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (13)

Templates used on this page:

codenameCooper Lake +
core count28 +, 24 +, 20 +, 18 +, 16 + and 8 +
designerIntel +
first launchedJune 18, 2020 +
full page nameintel/microarchitectures/cooper lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCooper Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +