Information for "intel/microarchitectures/bonnell"

Basic information

Display title	Bonnell - Microarchitectures - Intel
Default sort key	Bonnell, Intel
Page length (in bytes)	39,035
Page ID	6584
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	7
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Page creator	At32Hz (talk \| contribs)
Date of page creation	12:29, 7 April 2016
Latest editor	73.137.201.194 (talk)
Date of latest edit	19:29, 23 May 2019
Total number of edits	143
Total number of distinct authors	9
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Transcluded templates (20)	Templates used on this page: Template:\\ (edit) Template:arm (edit) Template:clear (edit) Template:comp table count (edit) Template:comp table end (edit) Template:comp table header 1 (edit) Template:comp table start (edit) Template:intel (view source) (protected) Template:intel title (view source) (protected) Template:istrue (view source) (protected) Template:link-arm (edit) Template:link-intel (view source) (protected) Template:link-marvell technology (edit) Template:main (view source) (protected) Template:marvell (edit) Template:microarchitecture (edit) Template:proc table 3 (view source) (protected) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Module:microarchitecture (view source)

codename	Bonnell +
core count	1 + and 2 +
designer	Intel +
first launched	March 2, 2008 +
full page name	intel/microarchitectures/bonnell +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Bonnell +
phase-out	2011 +
pipeline stages (max)	19 +
pipeline stages (min)	16 +
process	45 nm (0.045 μm, 4.5e-5 mm) +