Semiconductor & Computer Engineering
From WikiChip
Information for "intel/cores/kaby lake r"
Basic information
| Display title | Kaby Lake R - Cores - Intel |
| Default sort key | Kaby Lake R, Intel |
| Page length (in bytes) | 5,331 |
| Page ID | 25156 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 13 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 03:18, 21 August 2017 |
| Latest editor | 222.82.252.253 (talk) |
| Date of latest edit | 08:52, 11 February 2019 |
| Total number of edits | 29 |
| Total number of distinct authors | 7 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (19) | Templates used on this page:
|
Facts about "Kaby Lake R - Cores - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Kaby Lake R - Cores - Intel#package + |
| designer | Intel + |
| first announced | August 21, 2017 + |
| first launched | August 21, 2017 + |
| instance of | core + |
| isa | x86-64 + |
| main image | .png) + and .png) + |
| main image caption | Package front side + and Package back side + |
| manufacturer | Intel + |
| microarchitecture | Kaby Lake + |
| name | Kaby Lake R + |
| package | FCBGA-1356 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}
.png){kind=link}