From WikiChip
Information for "intel/cores/ice lake y"
Basic information
Display title | Ice Lake Y - Cores - Intel |
Default sort key | Ice Lake Y, Intel |
Page length (in bytes) | 5,427 |
Page ID | 30287 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 4 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 13:48, 10 June 2018 |
Latest editor | 188.240.26.38 (talk) |
Date of latest edit | 18:08, 26 February 2020 |
Total number of edits | 17 |
Total number of distinct authors | 2 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (18) | Templates used on this page:
|
Facts about "Ice Lake Y - Cores - Intel"
back image | + |
designer | Intel + |
first announced | December 2018 + |
first launched | May 27, 2019 + |
instance of | core + |
isa | x86-64 + |
main image | + |
main image caption | Ice Lake Y, front package + |
manufacturer | Intel + |
microarchitecture | Ice Lake + |
name | Ice Lake Y + |
package | FCBGA-1377 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
socket | Type 3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |