Semiconductor & Computer Engineering
From WikiChip
Information for "intel/cores/ice lake u"
Basic information
| Display title | Ice Lake U - Cores - Intel |
| Default sort key | Ice Lake U, Intel |
| Page length (in bytes) | 5,987 |
| Page ID | 30291 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 3 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | David (talk | contribs) |
| Date of page creation | 15:23, 10 June 2018 |
| Latest editor | David (talk | contribs) |
| Date of latest edit | 23:19, 12 May 2020 |
| Total number of edits | 20 |
| Total number of distinct authors | 3 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (18) | Templates used on this page:
|
Facts about "Ice Lake U - Cores - Intel"
| back image | .png) + |
| designer | Intel + |
| first announced | December 2018 + |
| first launched | May 27, 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| main image | .png) + |
| main image caption | Ice Lake U, front package + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake + |
| name | Ice Lake U + |
| package | FCBGA-1526 + |
| platform | Ice Lake + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| socket | Type 4 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}
.png){kind=link}