From WikiChip
Information for "intel/cores/ice lake sp"
Basic information
Display title | Ice Lake SP - Cores - Intel |
Default sort key | Ice Lake SP, Intel |
Page length (in bytes) | 948 |
Page ID | 29229 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 2 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 20:41, 7 April 2018 |
Latest editor | David (talk | contribs) |
Date of latest edit | 14:03, 10 June 2018 |
Total number of edits | 6 |
Total number of distinct authors | 1 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (14) | Templates used on this page:
|
Facts about "Ice Lake SP - Cores - Intel"
designer | Intel + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | Intel + |
microarchitecture | Ice Lake (server) + |
name | Ice Lake SP + |
package | FCLGA-4189 + |
platform | Whitley + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
socket | Socket W + and LGA-4189 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |