From WikiChip
Information for "intel/core m/5y10c"
Basic information
Display title | Core M 5Y10c |
Default sort key | intel/core m/5y10c |
Page length (in bytes) | 5,792 |
Page ID | 7241 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 9 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | At32Hz (talk | contribs) |
Date of page creation | 19:58, 9 May 2016 |
Latest editor | ChippyBot (talk | contribs) |
Date of latest edit | 15:24, 13 December 2017 |
Total number of edits | 15 |
Total number of distinct authors | 4 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (19) | Templates used on this page:
|
Facts about "Core M 5Y10c"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core M 5Y10c#io + |
base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
bus type | DMI 2.0 + |
clock multiplier | 8 + |
core count | 2 + |
core family | 06 + |
core model | 3D + |
core name | Broadwell Y + |
core stepping | F0 + |
designer | Intel + |
device id | 0x161E + |
die area | 82 mm² (0.127 in², 0.82 cm², 82,000,000 µm²) + |
drivers url | https://downloadcenter.intel.com/product/94028 + |
family | Core M + |
first announced | November 2014 + |
first launched | January 2015 + |
full page name | intel/core m/5y10c + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 + and integrated gpu + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Intel HD Graphics 5300 + |
integrated gpu base frequency | 300 MHz (0.3 GHz, 300,000 KHz) + |
integrated gpu max frequency | 800 MHz (0.8 GHz, 800,000 KHz) + |
integrated gpu max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 512 MiB (524,288 KiB, 536,870,912 B, 0.5 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | January 2015 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) + |
max operating temperature | 95 °C + |
max pcie lanes | 12 + |
microarchitecture | Broadwell + |
min operating temperature | 0 °C + |
model number | 5Y10c + |
name | Core M 5Y10c + |
part number | FH8065802062002 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
s-spec | SR23C + |
sdp | 3.5 W (3,500 mW, 0.00469 hp, 0.0035 kW) + |
series | 5000 + |
smp max ways | 1 + |
tdp | 4.5 W (4,500 mW, 0.00603 hp, 0.0045 kW) + |
tdp down | 3.5 W (3,500 mW, 0.00469 hp, 0.0035 kW) + |
tdp down frequency | 600 MHz (0.6 GHz, 600,000 kHz) + |
tdp up | 6 W (6,000 mW, 0.00805 hp, 0.006 kW) + |
tdp up frequency | 1,000 MHz (1 GHz, 1,000,000 kHz) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 1,300,000,000 + |
turbo frequency (1 core) | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |