From WikiChip
Information for "intel/celeron/j3355"
Basic information
| Display title | Celeron J3355 - Intel |
| Default sort key | Celeron J3355, Intel |
| Page length (in bytes) | 6,198 |
| Page ID | 10280 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 8 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | David (talk | contribs) |
| Date of page creation | 22:06, 5 September 2016 |
| Latest editor | 46.44.31.239 (talk) |
| Date of latest edit | 11:32, 9 May 2018 |
| Total number of edits | 18 |
| Total number of distinct authors | 4 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (19) | Templates used on this page:
|
Facts about "Celeron J3355 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron J3355 - Intel#io + |
| base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
| clock multiplier | 20 + |
| core count | 2 + |
| core name | Apollo Lake + |
| core stepping | B1 + |
| designer | Intel + |
| device id | 0x5A85 + |
| family | Celeron + |
| first announced | August 30, 2016 + |
| first launched | August 30, 2016 + |
| full page name | intel/celeron/j3355 + |
| has extended page tables support | true + |
| has feature | integrated gpu +, Trusted Execution Technology +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology + and Extended Page Tables + |
| has intel burst performance technology | true + |
| has intel enhanced speedstep technology | true + |
| has intel trusted execution technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| integrated gpu | HD Graphics 500 + |
| integrated gpu base frequency | 250 MHz (0.25 GHz, 250,000 KHz) + |
| integrated gpu max frequency | 700 MHz (0.7 GHz, 700,000 KHz) + |
| integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
| isa | x86-64 + |
| isa family | x86 + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 48 KiB (49,152 B, 0.0469 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | No L3$ + |
| l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
| ldate | August 30, 2016 + |
| manufacturer | Intel + |
| market segment | Desktop + |
| max cpu count | 1 + |
| max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
| max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
| max pcie lanes | 6 + |
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| microarchitecture | Goldmont + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
| model number | J3355 + |
| name | Celeron J3355 + |
| part number | FH8066802986000 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) + |
| s-spec | SR2Z8 + |
| series | J Series + |
| smp max ways | 1 + |
| tdp | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
| technology | CMOS + |
| thread count | 2 + |
| turbo frequency (1 core) | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |