From WikiChip
Information for "ibm/microarchitectures/power8+"
Basic information
Display title | POWER8+ - Microarchitectures - IBM |
Default sort key | POWER8+, IBM |
Page length (in bytes) | 1,423 |
Page ID | 18147 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 0 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | At32Hz (talk | contribs) |
Date of page creation | 09:48, 18 May 2017 |
Latest editor | 152.70.104.49 (talk) |
Date of latest edit | 09:10, 26 September 2022 |
Total number of edits | 2 |
Total number of distinct authors | 2 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (8) | Templates used on this page:
|
Facts about "POWER8+ - Microarchitectures - IBM"
codename | POWER8+ + |
core count | 4 +, 6 +, 8 +, 10 + and 12 + |
designer | IBM + |
first launched | 2016 + |
full page name | ibm/microarchitectures/power8+ + |
instance of | microarchitecture + |
manufacturer | IBM + |
microarchitecture type | CPU + |
name | POWER8+ + |
pipeline stages (max) | 23 + |
pipeline stages (min) | 15 + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |