Semiconductor & Computer Engineering
From WikiChip
Information for "hisilicon/k3/k3v2"
Basic information
| Display title | K3V2 - HiSilicon |
| Default sort key | K3V2, HiSilicon |
| Page length (in bytes) | 3,419 |
| Page ID | 25446 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 4 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | Inject (talk | contribs) |
| Date of page creation | 00:58, 6 September 2017 |
| Latest editor | 196.166.227.177 (talk) |
| Date of latest edit | 03:41, 21 July 2018 |
| Total number of edits | 17 |
| Total number of distinct authors | 4 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (20) | Templates used on this page:
|
Facts about "K3V2 - HiSilicon"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | K3V2 - HiSilicon#package + |
| base frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
| core count | 4 + |
| core name | Cortex-A9 + |
| designer | HiSilicon + and ARM Holdings + |
| family | K3 + |
| first announced | February 26, 2012 + |
| first launched | February 26, 2012 + |
| full page name | hisilicon/k3/k3v2 + |
| has ecc memory support | false + |
| instance of | microprocessor + |
| integrated gpu | GC4000 + |
| integrated gpu base frequency | 480 MHz (0.48 GHz, 480,000 KHz) + |
| integrated gpu designer | Vivante + |
| integrated gpu execution units | 16 + |
| isa | ARMv7 + |
| isa family | ARM + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 4-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| ldate | February 26, 2012 + |
| main image |  + |
| manufacturer | TSMC + |
| market segment | Mobile + |
| max cpu count | 1 + |
| max memory bandwidth | 6.71 GiB/s (6,871.04 MiB/s, 7.205 GB/s, 7,204.808 MB/s, 0.00655 TiB/s, 0.0072 TB/s) + |
| max memory channels | 2 + |
| microarchitecture | Cortex-A9 + |
| model number | K3V2 + |
| name | K3V2 + |
| package | TFBGA-576 + |
| part number | Hi3620 + |
| process | 40 nm (0.04 μm, 4.0e-5 mm) + |
| smp max ways | 1 + |
| supported memory type | LPDDR2-900 + |
| technology | CMOS + |
| thread count | 4 + |
| transistor count | 600,000,000 + |
| used by | Huawei Ascend D1 Quad XL +, Huawei Ascend D2 +, Huawei Ascend G330D +, Huawei Ascend G350 +, Huawei Ascend G700 +, Huawei Ascend G716 +, Huawei Ascend Mate 2 +, Huawei Ascend P1 +, Huawei Ascend P6 +, Huawei Ascend P6S +, Huawei Ascend W1 +, Huawei Ascend Y201 +, Huawei Ascend Y300 +, Huawei Honor 2 +, Huawei Honor + +, Huawei MediaPad 10 FHD +, Huawei MediaPad 10 Link +, Huawei MediaPad 7 Lite +, Huawei MediaPad 7 Vogue +, Huawei MediaPad 7 Youth +, Huawei STREAM X GL07S +, Lexand A802 +, Huawei Honor 3 +, Huawei MediaQ M310 + and Huawei Ascend P2 + |
| word size | 32 bit (4 octets, 8 nibbles) + |
