From WikiChip
Information for "cavium/microarchitectures/vulcan"

Basic information

Display titleVulcan - Microarchitectures - Cavium
Default sort keyVulcan, Cavium
Page length (in bytes)17,035
Page ID30184
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page4
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation01:28, 27 May 2018
Latest editor49.37.202.204 (talk)
Date of latest edit21:11, 4 October 2019
Total number of edits62
Total number of distinct authors6
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (25)

Templates used on this page:

codenameVulcan +
core count16 +, 20 +, 24 +, 28 +, 30 + and 32 +
designerBroadcom + and Cavium +
first launched2018 +
full page namecavium/microarchitectures/vulcan +
instance ofmicroarchitecture +
instruction set architectureARMv8.1 +
manufacturerTSMC +
microarchitecture typeCPU +
nameVulcan +
pipeline stages (max)15 +
pipeline stages (min)13 +
process16 nm (0.016 μm, 1.6e-5 mm) +