From WikiChip
Information for "cavium/microarchitectures/vulcan"
Basic information
Display title | Vulcan - Microarchitectures - Cavium |
Default sort key | Vulcan, Cavium |
Page length (in bytes) | 17,035 |
Page ID | 30184 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 4 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 01:28, 27 May 2018 |
Latest editor | 49.37.202.204 (talk) |
Date of latest edit | 21:11, 4 October 2019 |
Total number of edits | 62 |
Total number of distinct authors | 6 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (25) | Templates used on this page:
|
Facts about "Vulcan - Microarchitectures - Cavium"
codename | Vulcan + |
core count | 16 +, 20 +, 24 +, 28 +, 30 + and 32 + |
designer | Broadcom + and Cavium + |
first launched | 2018 + |
full page name | cavium/microarchitectures/vulcan + |
instance of | microarchitecture + |
instruction set architecture | ARMv8.1 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Vulcan + |
pipeline stages (max) | 15 + |
pipeline stages (min) | 13 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |