From WikiChip
Information for "arm holdings/microarchitectures/neoverse n1"
Basic information
Display title | Neoverse N1 - Microarchitectures - ARM |
Default sort key | Neoverse N1, ARM Holdings |
Page length (in bytes) | 7,105 |
Page ID | 31122 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 5 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 00:39, 23 August 2018 |
Latest editor | 83.227.20.170 (talk) |
Date of latest edit | 12:46, 18 February 2023 |
Total number of edits | 34 |
Total number of distinct authors | 6 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (14) | Templates used on this page:
|
Facts about "Neoverse N1 - Microarchitectures - ARM"
codename | Neoverse N1 + |
core count | 4 +, 8 +, 16 +, 32 +, 64 +, 96 + and 128 + |
designer | ARM Holdings + |
first launched | February 20, 2019 + |
full page name | arm holdings/microarchitectures/neoverse n1 + |
instance of | microarchitecture + |
instruction set architecture | ARMv8.2 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Neoverse N1 + |
pipeline stages | 11 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |