From WikiChip
Information for "arm holdings/microarchitectures/cortex-a510"
Basic information
Display title | Cortex-A510 - Microarchitectures - ARM |
Default sort key | Cortex-A510, ARM Holdings |
Page length (in bytes) | 15,735 |
Page ID | 36490 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 2 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 12:06, 21 August 2021 |
Latest editor | 85.76.11.113 (talk) |
Date of latest edit | 10:20, 10 January 2023 |
Total number of edits | 46 |
Total number of distinct authors | 8 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (16) | Templates used on this page:
|
Facts about "Cortex-A510 - Microarchitectures - ARM"
codename | Cortex-A510 + |
core count | 1 + and 2 + |
designer | ARM Holdings + |
first launched | May 25, 2021 + |
full page name | arm holdings/microarchitectures/cortex-a510 + |
instance of | microarchitecture + |
instruction set architecture | ARMv9.0 + |
manufacturer | TSMC +, Samsung +, GlobalFoundries + and SMIC + |
microarchitecture type | CPU + |
name | Cortex-A510 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) +, 6 nm (0.006 μm, 6.0e-6 mm) + and 5 nm (0.005 μm, 5.0e-6 mm) + |