From WikiChip
Information for "amd/microarchitectures/excavator"
Basic information
| Display title | Excavator - Microarchitectures - AMD |
| Default sort key | Excavator, AMD |
| Page length (in bytes) | 6,846 |
| Page ID | 10266 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 3 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 17:30, 5 September 2016 |
| Latest editor | 95.24.54.140 (talk) |
| Date of latest edit | 10:54, 28 April 2025 |
| Total number of edits | 6 |
| Total number of distinct authors | 5 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (14) | Templates used on this page:
|
Facts about "Excavator - Microarchitectures - AMD"
| codename | Excavator + |
| core count | 2 + and 4 + |
| designer | AMD + |
| first launched | 2015 + |
| full page name | amd/microarchitectures/excavator + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | AMD + |
| microarchitecture type | CPU + |
| name | Excavator + |
| phase-out | 2017 + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |