Information for "amd/k5/amd-ssa-5-75abr" - WikiChip

From WikiChip

Information for "amd/k5/amd-ssa-5-75abr"

Basic information

Display title	AMD-SSA/5-75ABR - AMD
Default sort key	AMD-SSA/5-75ABR, AMD
Page length (in bytes)	2,952
Page ID	9795
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	4
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Page protection

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Edit history

Page creator	David (talk \| contribs)
Date of page creation	00:50, 26 July 2016
Latest editor	ChippyBot (talk \| contribs)
Date of latest edit	15:08, 13 December 2017
Total number of edits	11
Total number of distinct authors	3
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Page properties

Transcluded templates (11)	Templates used on this page: Template:!- (edit) Template:amd (edit) Template:amd title (view source) (protected) Template:arch (view source) (protected) Template:cache info (view source) (protected) Template:chip (view source) (protected) Template:link-amd (edit) Template:main (view source) (protected) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Module:chip (view source)

Retrieved from "https://en.wikichip.org/wiki/amd/k5/amd-ssa-5-75abr"

Facts about "AMD-SSA/5-75ABR - AMD"

base frequency	75 MHz (0.075 GHz, 75,000 kHz) +
bus rate	50 MT/s (0.05 GT/s, 50,000 kT/s) +
bus speed	50 MHz (0.05 GHz, 50,000 kHz) +
bus type	FSB +
clock multiplier	1.5 +
core count	1 +
core family	5 +
core model	0 +
core name	SSA/5 +
core stepping	0 +
core voltage	3.525 V (35.25 dV, 352.5 cV, 3,525 mV) +
core voltage tolerance	2% +
cpuid	500 +
designer	AMD +
die area	251 mm² (0.389 in², 2.51 cm², 251,000,000 µm²) +
family	K5 +
first announced	1996 +
first launched	March 27, 1996 +
full page name	amd/k5/amd-ssa-5-75abr +
instance of	microprocessor +
l1d$ description	4-way set associative +
l1d$ size	8 KiB (8,192 B, 0.00781 MiB) +
l1i$ description	4-way set associative +
l1i$ size	16 KiB (16,384 B, 0.0156 MiB) +
ldate	March 27, 1996 +
main image	+
manufacturer	AMD +
market segment	Desktop +
max case temperature	343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count	1 +
max memory	4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address	0xFFFFFFFF +
max storage temperature	423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitecture	K5 +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	208.15 K (-65 °C, -85 °F, 374.67 °R) +
model number	AMD-SSA/5-75ABR +
name	AMD-SSA/5-75ABR +
part number	AMD-SSA/5-75ABR +
process	500 nm (0.5 μm, 5.0e-4 mm) +
processor p-rating	P75 +
series	SSA/5 +
smp max ways	1 +
technology	CMOS +
thread count	1 +
transistor count	4,300,000 +
word size	32 bit (4 octets, 8 nibbles) +