From WikiChip
Revision history of "nervana/nnp/nnp-i 1100"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Retrieved from "https://en.wikichip.org/wiki/nervana/nnp/nnp-i_1100"
Facts about "NNP-I 1100 - Intel Nervana"
RDF feed
back imageFile:spring hill package (back).png +
core count12 +
designerIntel +
die area239 mm² (0.37 in², 2.39 cm², 239,000,000 µm²) +
familyNNP +
first announcedNovember 12, 2019 +
first launchedNovember 12, 2019 +
full page namenervana/nnp/nnp-i 1100 +
has ecc memory supporttrue +
instance ofmicroprocessor +
ldateNovember 12, 2019 +
main imageFile:spring hill package (front).png +
manufacturerIntel +
market segmentServer + and Edge +
max memory bandwidth62.585 GiB/s (64,086.914 MiB/s, 67.2 GB/s, 67,200 MB/s, 0.0611 TiB/s, 0.0672 TB/s) +
microarchitectureSpring Hill + and Sunny Cove +
model numberNNP-I 1100 +
nameNNP-I 1100 +
peak integer ops (8-bit)50,000,000,000,000 OPS (50,000,000,000 KOPS, 50,000,000 MOPS, 50,000 GOPS, 50 TOPS, 0.05 POPS, 5.0e-5 EOPS, 5.0e-8 ZOPS) +
process10 nm (0.01 μm, 1.0e-5 mm) +
seriesNNP-I +
supported memory typeLPDDR4X-4200 +
tdp12 W (12,000 mW, 0.0161 hp, 0.012 kW) +
technologyCMOS +
transistor count8,500,000,000 +