Revision history of "intel/xeon e7/e7-4807"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 15:28, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,744 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 00:21, 11 July 2017‎ ChippyBot (talk | contribs)‎ m . . (3,743 bytes) (-10)‎ . . (Bot: Automated text replacement (-|avx512=No +)) (undo)
(cur | prev) 17:49, 30 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,753 bytes) (0)‎ . . (Bot: corrected param) (undo)
(cur | prev) 23:00, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,753 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 03:40, 2 December 2016‎ David (talk | contribs)‎ . . (3,780 bytes) (-260)‎ . . (undo)
(cur | prev) 02:26, 2 December 2016‎ David (talk | contribs)‎ . . (4,040 bytes) (-3)‎ . . (undo)
(cur | prev) 02:17, 2 December 2016‎ David (talk | contribs)‎ . . (4,043 bytes) (+32)‎ . . (undo)
(cur | prev) 02:12, 2 December 2016‎ David (talk | contribs)‎ . . (4,011 bytes) (-34)‎ . . (→‎Features) (undo)
(cur | prev) 02:06, 2 December 2016‎ David (talk | contribs)‎ . . (4,045 bytes) (0)‎ . . (undo)
(cur | prev) 02:06, 2 December 2016‎ David (talk | contribs)‎ . . (4,045 bytes) (-15)‎ . . (→‎Memory controller) (undo)
(cur | prev) 00:31, 2 December 2016‎ David (talk | contribs)‎ . . (4,060 bytes) (+63)‎ . . (→‎Cache) (undo)
(cur | prev) 00:09, 2 December 2016‎ David (talk | contribs)‎ . . (3,997 bytes) (+7)‎ . . (undo)
(cur | prev) 23:50, 20 September 2016‎ ChipIt (talk | contribs)‎ . . (3,990 bytes) (+6)‎ . . (→‎Cache) (undo)
(cur | prev) 01:07, 19 September 2016‎ ChipIt (talk | contribs)‎ . . (3,984 bytes) (-21)‎ . . (undo)
(cur | prev) 23:01, 12 June 2016‎ David (talk | contribs)‎ . . (4,005 bytes) (+1,461)‎ . . (undo)
(cur | prev) 21:24, 12 June 2016‎ David (talk | contribs)‎ . . (2,544 bytes) (+2,544)‎ . . (Created page with "{{intel title|Xeon E7-4807}} {{mpu | name = Xeon E7-4807 | no image = Yes | image = | image size = | caption =...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E7-4807 - Intel#package +
base frequency	1,866.66 MHz (1.867 GHz, 1,866,660 kHz) +
bus rate	4,800 MT/s (4.8 GT/s, 4,800,000 kT/s) +
bus type	QPI +
chipset	Boxboro +
clock multiplier	14 +
core count	6 +
core family	6 +
core model	47 +
core name	Westmere EX +
core stepping	A2 +
core voltage	1.35 V (13.5 dV, 135 cV, 1,350 mV) +
cpuid	206F2 +
designer	Intel +
die area	513 mm² (0.795 in², 5.13 cm², 513,000,000 µm²) +
family	Xeon E7 +
first announced	April 5, 2011 +
first launched	April 5, 2011 +
full page name	intel/xeon e7/e7-4807 +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel trusted execution technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
l1$ size	384 KiB (393,216 B, 0.375 MiB) +
l1d$ description	8-way set associative +
l1d$ size	192 KiB (196,608 B, 0.188 MiB) +
l1i$ description	4-way set associative +
l1i$ size	192 KiB (196,608 B, 0.188 MiB) +
l2$ description	8-way set associative +
l2$ size	1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ description	16-way set associative +
l3$ size	18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) +
last order	August 21, 2015 +
last shipment	February 5, 2016 +
ldate	April 5, 2011 +
manufacturer	Intel +
market segment	Server +
max case temperature	343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count	4 +
max memory	2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
max memory bandwidth	23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) +
max memory channels	4 +
max storage temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
microarchitecture	Westmere +
min case temperature	278.15 K (5 °C, 41 °F, 500.67 °R) +
min storage temperature	233.15 K (-40 °C, -40 °F, 419.67 °R) +
model number	E7-4807 +
name	Xeon E7-4807 +
package	FCLGA-8 +
part number	AT80615006432AB +
platform	Boxboro +
process	32 nm (0.032 μm, 3.2e-5 mm) +
release price	$ 890.00 (€ 801.00, £ 720.90, ¥ 91,963.70) +
s-spec	SLC3L +
series	E7-4800 +
smp max ways	4 +
supported memory type	DDR3-800 +
tdp	95 W (95,000 mW, 0.127 hp, 0.095 kW) +
technology	CMOS +
thread count	12 +
transistor count	2,600,000,000 +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung