From WikiChip
Revision history of "intel/xeon d/d-1653n"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Retrieved from "https://en.wikichip.org/wiki/intel/xeon_d/d-1653n"
Facts about "Xeon D-1653N - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-1653N - Intel#pcie +
back imageFile:broadwell de (back).png +
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
bus typeDMI 2.0 +
clock multiplier28 +
core count8 +
core family6 +
core model6 +
core nameHewitt Lake +
core steppingA1 +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon D +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon d/d-1653n +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Integrated QuickAssist Technology +, Intel VT-d +, Intel VT-x +, OS Guard +, Secure Key Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has integrated intel quickassist technologytrue +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description16-way set associative +
l3$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
ldateApril 2, 2019 +
main imageFile:hewitt lake (front).png +
manufacturerIntel +
market segmentEmbedded + and Server +
max case temperature344.15 K (71 °C, 159.8 °F, 619.47 °R) +
max cpu count1 +
max junction temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
max sata ports6 +
max usb ports4 +
microarchitectureBroadwell +
model numberD-1653N +
nameXeon D-1653N +
packageFCBGA-1667 +
part numberGG8068204235902 +
platformGrangeville +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 748.00 (€ 673.20, £ 605.88, ¥ 77,290.84) +
release price (tray)$ 748.00 (€ 673.20, £ 605.88, ¥ 77,290.84) +
s-specSRG04 +
seriesD-1600 +
smp max ways1 +
supported memory typeDDR4-2400 +
tdp65 W (65,000 mW, 0.0872 hp, 0.065 kW) +
technologyCMOS +
thread count16 +
transistor count3,200,000,000 +
turbo frequency (1 core)3,100 MHz (3.1 GHz, 3,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +