Revision history of "intel/microarchitectures/lakefield"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 05:44, 14 August 2021‎ 211.22.182.201 (talk)‎ . . (5,414 bytes) (-3)‎ . . (change compute die into base die because it is a error) (undo)
(cur | prev) 09:24, 29 March 2020‎ David (talk | contribs)‎ . . (5,417 bytes) (+4,490)‎ . . (initial update) (undo)
(cur | prev) 23:34, 12 May 2019‎ David (talk | contribs)‎ . . (927 bytes) (+72)‎ . . (undo)
(cur | prev) 11:27, 10 May 2019‎ David (talk | contribs)‎ . . (855 bytes) (+28)‎ . . (→‎Architecture) (undo)
(cur | prev) 09:51, 10 May 2019‎ David (talk | contribs)‎ . . (827 bytes) (+41)‎ . . (undo)
(cur | prev) 09:50, 10 May 2019‎ David (talk | contribs)‎ . . (786 bytes) (+319)‎ . . (undo)
(cur | prev) 09:46, 10 May 2019‎ David (talk | contribs)‎ . . (467 bytes) (+262)‎ . . (undo)
(cur | prev) 09:33, 10 May 2019‎ David (talk | contribs)‎ . . (205 bytes) (+12)‎ . . (undo)
(cur | prev) 09:19, 10 May 2019‎ David (talk | contribs)‎ . . (193 bytes) (+193)‎ . . (lakefield)

codename	Lakefield +
core count	5 +
designer	Intel +
first launched	2019 +
full page name	intel/microarchitectures/lakefield +
instance of	microarchitecture +
instruction set architecture	x86-64 +
manufacturer	Intel +
microarchitecture type	CPU +
name	Lakefield +
process	22 nm (0.022 μm, 2.2e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung