Revision history of "intel/atom x5/x5-z8500"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 15:15, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (5,208 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 14:53, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (5,207 bytes) (-4)‎ . . (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) (undo)
(cur | prev) 14:45, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (5,211 bytes) (0)‎ . . (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) (undo)
(cur | prev) 21:10, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (5,211 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 19:02, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (5,238 bytes) (+1)‎ . . (Bot: Automated text replacement (-8 GB +8 GiB)) (undo)
(cur | prev) 02:21, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (5,237 bytes) (+2)‎ . . (Bot: corrected mem) (undo)
(cur | prev) 17:26, 4 November 2016‎ At32Hz (talk | contribs)‎ . . (5,235 bytes) (+30)‎ . . (undo)
(cur | prev) 22:29, 20 September 2016‎ ChipIt (talk | contribs)‎ . . (5,205 bytes) (+7)‎ . . (→‎Cache) (undo)
(cur | prev) 00:41, 19 September 2016‎ ChipIt (talk | contribs)‎ . . (5,198 bytes) (+1)‎ . . (undo)
(cur | prev) 09:39, 10 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,197 bytes) (+73)‎ . . (→‎Cache) (undo)
(cur | prev) 14:51, 2 April 2016‎ At32Hz (talk | contribs)‎ . . (5,124 bytes) (+10)‎ . . (→‎Memory controller) (undo)
(cur | prev) 12:46, 2 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,114 bytes) (+7)‎ . . (→‎Graphics) (undo)
(cur | prev) 11:56, 2 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,107 bytes) (+28)‎ . . (undo)
(cur | prev) 11:38, 2 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,079 bytes) (0)‎ . . (undo)
(cur | prev) 11:32, 2 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,079 bytes) (+1)‎ . . (typo) (undo)
(cur | prev) 11:25, 2 April 2016‎ At32Hz (talk | contribs)‎ m . . (5,078 bytes) (+4)‎ . . (typo) (undo)
(cur | prev) 11:03, 2 April 2016‎ At32Hz (talk | contribs)‎ . . (5,074 bytes) (+5,074)‎ . . (Created page with "{{intel title|Atom x5-Z8500}} {{mpu | name = Intel Atom x5-Z8500 | no image = Yes | image = | image size = | caption...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Atom x5-Z8500 - Intel#io +
base frequency	1,440 MHz (1.44 GHz, 1,440,000 kHz) +
core count	4 +
core name	Cherry Trail +
core stepping	C0 +
designer	Intel +
family	Atom x5 +
first announced	March 2, 2015 +
first launched	March 2, 2015 +
full page name	intel/atom x5/x5-z8500 +
has feature	Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology +, Low Power Engine +, SD Card support +, SDIO support +, eMMC support + and integrated gpu +
has intel burst performance technology	true +
has intel enhanced speedstep technology	true +
has locked clock multiplier	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
integrated gpu	HD Graphics (Cherry Trail) +
integrated gpu base frequency	200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu max frequency	600 MHz (0.6 GHz, 600,000 KHz) +
integrated gpu max memory	8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) +
l1d$ description	6-way set associative +
l1d$ size	96 KiB (98,304 B, 0.0938 MiB) +
l1i$ description	8-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	16-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description	No L3$ +
l3$ size	0 MiB (0 KiB, 0 B, 0 GiB) +
ldate	March 2, 2015 +
manufacturer	Intel +
market segment	Mobile +
max cpu count	1 +
max memory	8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max operating temperature	90 °C +
max pcie lanes	2 +
microarchitecture	Airmont +
min operating temperature	0 °C +
model number	x5-Z8500 +
name	Intel Atom x5-Z8500 +
part number	FJ8066401715814 + and FJ8066401715842 +
platform	Cherry Trail +
process	14 nm (0.014 μm, 1.4e-5 mm) +
s-spec	SR27N + and SR2GN +
sdp	2 W (2,000 mW, 0.00268 hp, 0.002 kW) +
series	Z8000 +
smp max ways	1 +
technology	CMOS +
thread count	4 +
turbo frequency (1 core)	2,240 MHz (2.24 GHz, 2,240,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung