Revision history of "amd/k6-iii+/amd-k6-iiie+-400atz"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 09:39, 27 July 2020‎ QuietRub (talk | contribs)‎ . . (3,382 bytes) (-1)‎ . . (Typo.) (undo)
(cur | prev) 16:09, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,383 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 15:44, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,382 bytes) (0)‎ . . (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) (undo)
(cur | prev) 17:45, 30 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,382 bytes) (0)‎ . . (Bot: corrected param) (undo)
(cur | prev) 21:58, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,382 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 02:28, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (3,409 bytes) (+1)‎ . . (Bot: corrected mem) (undo)
(cur | prev) 13:37, 21 November 2016‎ ChipIt (talk | contribs)‎ . . (3,408 bytes) (-285)‎ . . (fixed duped params) (undo)
(cur | prev) 23:08, 20 September 2016‎ ChipIt (talk | contribs)‎ . . (3,693 bytes) (+11)‎ . . (→‎Cache) (undo)
(cur | prev) 20:12, 9 September 2016‎ David (talk | contribs)‎ . . (3,682 bytes) (+7)‎ . . (→‎Graphics) (undo)
(cur | prev) 20:10, 9 September 2016‎ David (talk | contribs)‎ . . (3,675 bytes) (+750)‎ . . (undo)
(cur | prev) 19:59, 9 September 2016‎ David (talk | contribs)‎ . . (2,925 bytes) (+2,925)‎ . . (Created page with "{{amd title|AMD-K6-IIIE+/400ATZ}} {{mpu | name = AMD-K6-IIIE+/400ATZ | no image = Yes | image = | image size = | caption...")

base frequency	399 MHz (0.399 GHz, 399,000 kHz) +
bus rate	99.99 MT/s (0.1 GT/s, 99,990 kT/s) +
bus speed	99.99 MHz (0.1 GHz, 99,990 kHz) +
bus type	FSB +
clock multiplier	4 +
core count	1 +
core family	5 +
core model	13 +
core stepping	0 +, 1 +, 2 + and 3 +
core voltage	1.6 V (16 dV, 160 cV, 1,600 mV) +
core voltage tolerance	0.1 V +
cpuid	5D0 +
designer	AMD +
family	K6-III+ +
first announced	September 25, 2000 +
first launched	September 25, 2000 +
full page name	amd/k6-iii+/amd-k6-iiie+-400atz +
instance of	microprocessor +
io voltage	3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance	7% +
l1d$ description	2-way set associative +
l1d$ size	32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description	2-way set associative +
l1i$ size	32 KiB (32,768 B, 0.0313 MiB) +
l2$ description	4-way set associative +
l2$ size	0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
ldate	September 25, 2000 +
manufacturer	AMD +
market segment	Embedded +
max case temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count	1 +
max memory	4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature	423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitecture	K6-III +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	208.15 K (-65 °C, -85 °F, 374.67 °R) +
model number	AMD-K6-IIIE+/400ATZ +
name	AMD-K6-IIIE+/400ATZ +
part number	AMD-K6-IIIE+/400ATZ +
platform	Super 7 +
process	180 nm (0.18 μm, 1.8e-4 mm) +
series	K6-III+ Embedded +
smp max ways	1 +
tdp	9.5 W (9,500 mW, 0.0127 hp, 0.0095 kW) +
technology	CMOS +
thread count	1 +
transistor count	21,400,000 +
word size	32 bit (4 octets, 8 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung