Revision history of "amd/cores/colfax"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 14:57, 22 December 2021‎ 209.222.170.17 (talk)‎ . . (2,767 bytes) (0)‎ . . (Changed spelling error from "Colgax" to "Colfax") (undo)
(cur | prev) 01:25, 8 November 2019‎ David (talk | contribs)‎ . . (2,767 bytes) (+85)‎ . . (undo)
(cur | prev) 01:07, 8 November 2019‎ David (talk | contribs)‎ . . (2,682 bytes) (+1)‎ . . (→‎Overview) (undo)
(cur | prev) 01:07, 8 November 2019‎ David (talk | contribs)‎ . . (2,681 bytes) (+3)‎ . . (→‎Overview) (undo)
(cur | prev) 10:57, 11 August 2018‎ David (talk | contribs)‎ . . (2,678 bytes) (0)‎ . . (→‎Common Features) (undo)
(cur | prev) 10:55, 11 August 2018‎ David (talk | contribs)‎ . . (2,678 bytes) (0)‎ . . (→‎Common Features) (undo)
(cur | prev) 10:50, 11 August 2018‎ David (talk | contribs)‎ . . (2,678 bytes) (+1,909)‎ . . (undo)
(cur | prev) 10:49, 11 August 2018‎ David (talk | contribs)‎ . . (769 bytes) (+63)‎ . . (undo)
(cur | prev) 10:45, 11 August 2018‎ David (talk | contribs)‎ . . (706 bytes) (+706)‎ . . (Colfax)

designer	AMD +
first announced	August 6, 2018 +
first launched	August 13, 2018 +
instance of	core +
isa	x86-64 +
manufacturer	GlobalFoundries +
microarchitecture	Zen+ +
name	Colfax +
package	FCLGA-4094 + and TR4 +
process	12 nm (0.012 μm, 1.2e-5 mm) +
socket	TR4 +, SP3r2 + and sTR4 +
technology	CMOS +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung