From WikiChip
Revision history of "alchemy/au1000-500mcc"
Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.
Facts about "Alchemy Au1000-500MCC"
| base frequency | 500 MHz (0.5 GHz, 500,000 kHz) + |
| core count | 1 + |
| core stepping | DA +, HA +, HB +, HC + and HD + |
| core voltage | 1.8 V (18 dV, 180 cV, 1,800 mV) + |
| core voltage tolerance | 5% + |
| designer | Alchemy + |
| family | Alchemy + |
| first announced | June 13, 2000 + |
| first launched | February 2001 + |
| full page name | alchemy/au1000-500mcc + |
| has ecc memory support | false + |
| instance of | microprocessor + |
| io voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
| isa | MIPS32 + |
| l1$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1d$ description | 4-way set associative + |
| l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| ldate | February 2001 + |
| manufacturer | TSMC + |
| market segment | Embedded + |
| max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
| max cpu count | 1 + |
| max memory | 192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB, 1.831055e-4 TiB) + |
| max memory bandwidth | 0.466 GiB/s (476.837 MiB/s, 0.5 GB/s, 500 MB/s, 4.547474e-4 TiB/s, 5.0e-4 TB/s) + |
| max memory channels | 1 + |
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| microarchitecture | Au1 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
| model number | Au1000-500MCC + |
| name | Alchemy Au1000-500MCC + |
| part number | Au1000-500MCC + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |
| smp max ways | 1 + |
| supported memory type | SDR-133 + |
| tdp (typical) | 0.9 W (900 mW, 0.00121 hp, 9.0e-4 kW) + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |