From WikiChip
Revision history of "intel/microarchitectures/goldmont"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(newest | oldest) View ( | older 50) (20 | 50 | 100 | 250 | 500)
(newest | oldest) View ( | older 50) (20 | 50 | 100 | 250 | 500)
Retrieved from "https://en.wikichip.org/wiki/intel/microarchitectures/goldmont"
Facts about "Goldmont - Microarchitectures - Intel"
RDF feed
codenameGoldmont +
core count2 +, 4 +, 8 +, 12 + and 16 +
designerIntel +
first launchedAugust 30, 2016 +
full page nameintel/microarchitectures/goldmont +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameGoldmont +
pipeline stages (max)14 +
pipeline stages (min)12 +
process14 nm (0.014 μm, 1.4e-5 mm) +