From WikiChip
Editing zhaoxin/kaixian
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 43: | Line 43: | ||
=== KaiXian ZX-A === | === KaiXian ZX-A === | ||
{{main|via_technologies/microarchitectures/isaiah|l1=VIA's Isaiah}} | {{main|via_technologies/microarchitectures/isaiah|l1=VIA's Isaiah}} | ||
− | KaiXian ZX-A were the first series of processors released by Zhaoxin. Those processors were based on the same architecture as [[VIA Technologies]] {{via|Isaiah|l=arch}} and | + | KaiXian ZX-A were the first series of processors released by Zhaoxin. Those processors were based on the same architecture as [[VIA Technologies]] {{via|Isaiah|l=arch}} and where manufactured on a [[40 nm process]]. For all practical purposes, those chips are identical to VIA's {{via|Nano}} parts. |
=== KaiXian ZX-B === | === KaiXian ZX-B === | ||
Line 54: | Line 54: | ||
=== KaiXian KX-5000 === | === KaiXian KX-5000 === | ||
{{main|zhaoxin/microarchitectures/wudaokou|l1=WuDaoKou microarchitecture}} | {{main|zhaoxin/microarchitectures/wudaokou|l1=WuDaoKou microarchitecture}} | ||
− | Announced at | + | Announced at the end of 2017, the KX-5000 (formerly ZX-D) introduces the largest set of the improvements. Those SoCs are based on {{zhaoxin|WuDaoKou|l=arch}}, fabricated on [[HLMC]]'s 28nm, and is considered the first truly zhaoxin-developed architecture. Among the many improvements such as higher integration (incorporating the [[GPU]] and [[memory controller]] on-die), those processors now support dual-channel DDR4 memory and support supports HD 4K decoding. |
− | * '''ISA:''' Everything up to | + | * '''ISA:''' Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, SHA, AVX, and AVX2) |
* '''Tech:''' {{intel|VT-x}}/{{intel|EPT}}, {{intel|TXT}} | * '''Tech:''' {{intel|VT-x}}/{{intel|EPT}}, {{intel|TXT}} | ||
− | * '''Mem:''' Up 64 GiB of dual-channel | + | * '''Mem:''' Up 64 GiB of dual-channel 2311 MT/s DDR4 |
<!-- NOTE: | <!-- NOTE: | ||
Line 92: | Line 92: | ||
{{main|zhaoxin/microarchitectures/lujiazui|l1=LuJiaZui microarchitecture}} | {{main|zhaoxin/microarchitectures/lujiazui|l1=LuJiaZui microarchitecture}} | ||
The KX-6000 (formerly ZX-E) is a planned series of processors based on {{zhaoxin|LuJiaZui|l=arch}} set to be fabricated on [[TSMC]]'s [[16 nm]]. | The KX-6000 (formerly ZX-E) is a planned series of processors based on {{zhaoxin|LuJiaZui|l=arch}} set to be fabricated on [[TSMC]]'s [[16 nm]]. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== See Also == | == See Also == | ||
* [[Loongson]] | * [[Loongson]] |
Facts about "KaiXian (ZX/KX) - Zhaoxin"
designer | Zhaoxin + and VIA Technologies + |
first announced | 2016 + |
first launched | 2016 + |
full page name | zhaoxin/kaixian + |
instance of | microprocessor family + |
instruction set architecture | x86 + |
main designer | Zhaoxin + |
manufacturer | TSMC + and HLMC + |
microarchitecture | Isaiah +, Zhangjiang +, WuDaoKou + and LuJiaZui + |
name | KaiXian + |
process | 40 nm (0.04 μm, 4.0e-5 mm) + and 28 nm (0.028 μm, 2.8e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |