Latest revision |
Your text |
Line 35: |
Line 35: |
| | successor link = | | | successor link = |
| }} | | }} |
− | '''KaiXian''' ('''ZX'''/'''KX''') is a family of [[x86]] microprocessors developed by [[Zhaoxin]] for the [[Chinese]] market. | + | '''Zhaoxin KaiXian''' ('''ZX'''/'''KX''') is a family of [[x86]] microprocessors developed by [[Zhaoxin]] for the [[Chinese]] market. |
− | | |
− | == Overview ==
| |
− | KaiXian is a family of [[x86]] microprocessors designed by [[Zhaoxin]] as part of China's national security initiative which attempts to reduce the reliance on foreign technology (e.g., [[Intel]]) and to gain greater control over their intellectual property. Those processors are [[x86]]-compatible with Intel's processors and are capable of booting all modern operating systems such as Red Hat Enterprise Linux and Windows 10.
| |
− | | |
− | == Models ==
| |
− | === KaiXian ZX-A ===
| |
− | {{main|via_technologies/microarchitectures/isaiah|l1=VIA's Isaiah}}
| |
− | KaiXian ZX-A were the first series of processors released by Zhaoxin. Those processors were based on the same architecture as [[VIA Technologies]] {{via|Isaiah|l=arch}} and were manufactured on a [[40 nm process]]. For all practical purposes, those chips are identical to VIA's {{via|Nano}} parts.
| |
− | | |
− | === KaiXian ZX-B ===
| |
− | ZX-B series models were identical to ZX-A except that they are fabricated in mainland [[China]] on [[HLMC]]'s 40 nm process.
| |
− | | |
− | === KaiXian ZX-C ===
| |
− | {{main|zhaoxin/microarchitectures/zhangjiang|l1=ZhangJiang microarchitecture}}
| |
− | ZX-C which is based on the {{zhaoxin|ZhangJiang|l=arch}} microarchitecture introduced a number of enhancements including extending the architecture to support up to [[8 cores]]. With many respect they are very similar to VIA's {{via|QuadCore}}. Since those parts were manufactured on TSMC's [[28 nm process]], they have lower power consumption and thus higher clock speed.
| |
− | | |
− | === KaiXian KX-5000 ===
| |
− | {{main|zhaoxin/microarchitectures/wudaokou|l1=WuDaoKou microarchitecture}}
| |
− | Announced at Semicon China 2017, the KX-5000 (formerly ZX-D) introduces the largest set of the improvements. Those SoCs are based on {{zhaoxin|WuDaoKou|l=arch}}, fabricated on [[HLMC]]'s 28nm, and is considered the first truly zhaoxin-developed architecture. Among the many improvements such as higher integration (incorporating the [[GPU]] and [[memory controller]] on-die), those processors now support dual-channel DDR4 memory and support supports HD 4K decoding.
| |
− | | |
− | * '''ISA:''' Everything up to AVX (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, SM3, SM4, and AVX)
| |
− | * '''Tech:''' {{intel|VT-x}}/{{intel|EPT}}, {{intel|TXT}}
| |
− | * '''Mem:''' Up 64 GiB of dual-channel 2133 MT/s DDR4
| |
− | | |
− | <!-- NOTE:
| |
− | This table is generated automatically from the data in the actual articles.
| |
− | If a microprocessor is missing from the list, an appropriate article for it needs to be
| |
− | created and tagged accordingly.
| |
− | | |
− | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
| |
− | -->
| |
− | {{comp table start}}
| |
− | <table class="comptable sortable tc3">
| |
− | {{comp table header|main|4:List of WuDaoKou-based KaiXian Processors}}
| |
− | {{comp table header|cols|Launched|Cores|L2|%Frequency}}
| |
− | {{#ask: [[Category:microprocessor models by zhaoxin]] [[microarchitecture::WuDaoKou]] [[series::KX-5000]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?first launched
| |
− | |?core count
| |
− | |?l2$ size
| |
− | |?base frequency#GHz
| |
− | |?max memory#GiB
| |
− | |?has ecc memory support
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |userparam=6
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table count|ask=[[Category:microprocessor models by zhaoxin]] [[microarchitecture::WuDaoKou]] [[series::KX-5000]]}}
| |
− | </table>
| |
− | {{comp table end}}
| |
− | | |
− | === KaiXian KX-6000 ===
| |
− | {{main|zhaoxin/microarchitectures/lujiazui|l1=LuJiaZui microarchitecture}}
| |
− | The KX-6000 (formerly ZX-E) is a planned series of processors based on {{zhaoxin|LuJiaZui|l=arch}} set to be fabricated on [[TSMC]]'s [[16 nm]].
| |
− | | |
− | * '''ISA:''' Everything up to AVX (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, SM3, SM4, and AVX)
| |
− | * '''Tech:''' {{intel|VT-x}}/{{intel|EPT}}, {{intel|TXT}}
| |
− | * '''Mem:''' Up 64 GiB of dual-channel 3200 MT/s DDR4
| |
− | | |
− | <!-- NOTE:
| |
− | This table is generated automatically from the data in the actual articles.
| |
− | If a microprocessor is missing from the list, an appropriate article for it needs to be
| |
− | created and tagged accordingly.
| |
− | | |
− | Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
| |
− | -->
| |
− | {{comp table start}}
| |
− | <table class="comptable sortable tc3">
| |
− | {{comp table header|main|4:List of LuJiaZui-based KaiXian Processors}}
| |
− | {{comp table header|cols|Launched|Cores|L2|%Frequency}}
| |
− | {{#ask: [[Category:microprocessor models by zhaoxin]] [[microarchitecture::LuJiaZui]] [[series::KX-6000]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?first launched
| |
− | |?core count
| |
− | |?l2$ size
| |
− | |?base frequency#GHz
| |
− | |?max memory#GiB
| |
− | |?has ecc memory support
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |userparam=6
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table count|ask=[[Category:microprocessor models by zhaoxin]] [[microarchitecture::LuJiaZui]] [[series::KX-6000]]}}
| |
− | </table>
| |
− | {{comp table end}}
| |
− | | |
− | == See Also ==
| |
− | * [[Loongson]]
| |