From WikiChip
Editing uc davis/kilocore
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{ucdavis title|KiloCore}} | {{ucdavis title|KiloCore}} | ||
− | {{ | + | {{mpu |
| name = KiloCore | | name = KiloCore | ||
| no image = | | no image = | ||
Line 19: | Line 19: | ||
| series = | | series = | ||
| locked = | | locked = | ||
− | | frequency = 1 | + | | frequency = 1,782 MHz |
| bus type = | | bus type = | ||
| bus speed = | | bus speed = | ||
Line 43: | Line 43: | ||
| max memory addr = | | max memory addr = | ||
− | + | | electrical = Yes | |
− | | power = | + | | power = 39.6 W |
− | | v core = | + | | v core = 1.1 V |
| v core tolerance = | | v core tolerance = | ||
| sdp = | | sdp = | ||
Line 74: | Line 74: | ||
}} | }} | ||
[[File:ucd kilocore.jpg|right|thumb]] | [[File:ucd kilocore.jpg|right|thumb]] | ||
− | '''KiloCore''' is a | + | '''KiloCore''' is a prototype {{arch|16}} [[microprocessor]] containing [[massively parallel processor array|1,000 cores]] developed by the VLSI Computation Laboratory (VCL) at UC Davis. The chip, which was manufactured on [[IBM]]'s [[32 nm process]] PD-SOI technology, is said to have a maximum computation rate of 1.78 trillion instructions per second. This chip was presented at the 2016 Symposia on VLSI Technology and Circuits on June 17, 2016. |
− | |||
− | |||
− | |||
− | This chip was | ||
== Architecture == | == Architecture == | ||
− | The chip is designed as a [[massively parallel processor array]], with 992 cores arranged as a grid 32 by 31. | + | The chip is designed as a [[massively parallel processor array]], with 992 cores arranged as a grid 32 by 31. 8 Additional cores are found along with 12 memory modules of 64 KB SRAM ea (for a total of 768 KB). Communication between cores is done via a [[circuit-switched network]] and a very-small-area packet router. |
=== Cores === | === Cores === | ||
− | Each core is an independent processing unit capable of issuing one instruction [[in-order]] per cycle. Instructions may come from the local instruction memory or they may be fetched from one of the independent memory module. Likewise data may come from the data | + | Each core is an independent processing unit capable of issuing one instruction [[in-order]] per cycle. Instructions may come from the local instruction memory or they may be fetched from one of the independent memory module. Likewise data may come from the data memroy or from the independent memory module. |
− | Each core contains 128x40-bit local instruction memory. Data memory is also stored in each as 2 banks of 128x16-bit each (for a total of 256x16-bit). The core also has three data address generators, two 32x16 input FIFO buffers, a 16-bit fixed- | + | Each core contains 128x40-bit local instruction memory. Data memory is also stored in each as 2 banks of 128x16-bit each (for a total of 256x16-bit). The core also has three data address generators, two 32x16 input FIFO buffers, a 16-bit fixed-poit data path. |
=== Memory Module === | === Memory Module === | ||
Line 95: | Line 91: | ||
Each core has an area of 0.055 mm² (232 µm x 239 µm) and contains 575,000 transistors. The SRAM memory module has an area of 0.164 mm² (367 µm x 446 µm). | Each core has an area of 0.055 mm² (232 µm x 239 µm) and contains 575,000 transistors. The SRAM memory module has an area of 0.164 mm² (367 µm x 446 µm). | ||
− | |||
− | |||
− | |||
== ISA == | == ISA == | ||
− | Each core supports 72 general instructions supporting [[signed]] and [[unsigned]] operations. The processor operates on {{arch|16}} data [[word size]] with the exception of the multiply-accumulator which has a 40-bit output. Larger word size operations such as {{arch|32}} | + | Each core supports 72 general instructions supporting [[signed]] and [[unsigned]] operations. The processor operates on {{arch|16}} data [[word size]] with the exception of the multiply-accumulator which has a 40-bit output. Larger word size operations such as {{arch|32}} may be emulated via software. |
− | == | + | == Cache == |
− | |||
* Per core | * Per core | ||
** 640 bytes (128x40-bit) local instruction memory | ** 640 bytes (128x40-bit) local instruction memory | ||
Line 110: | Line 102: | ||
** 12 shared SRAM memory modules, 64 KB each | ** 12 shared SRAM memory modules, 64 KB each | ||
− | == | + | == Documents == |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
* Aaron Stillmaker, [http://vcl.ece.ucdavis.edu/pubs/theses/2015-1/ ''"Design of Energy-Efficient Many-Core MIMD GALS Processor Arrays in the 1000-Processor Era,"''] Ph.D Dissertation, Technical Report ECE-VCL-2015-1, VLSI Computation Laboratory, ECE Department, University of California, Davis, 2015. | * Aaron Stillmaker, [http://vcl.ece.ucdavis.edu/pubs/theses/2015-1/ ''"Design of Energy-Efficient Many-Core MIMD GALS Processor Arrays in the 1000-Processor Era,"''] Ph.D Dissertation, Technical Report ECE-VCL-2015-1, VLSI Computation Laboratory, ECE Department, University of California, Davis, 2015. | ||
− | + | * Brent Bohnenstiehl, Aaron Stillmaker, Jon Pimentel, Timothy Andreas, Bin Liu, Anh Tran, Emmanuel Adeagbo, Bevan Baas, [http://vcl.ece.ucdavis.edu/pubs/2016.06.vlsi.symp.kiloCore/2016.vlsi.symp.kiloCore.pdf ''"A 5.8 pJ/Op 115 Billion Ops/sec, to 1.78 Trillion Ops/sec 32nm 1000-Processor Array"], VLSI Computation Laboratory, ECE Department, University of California, Davis, 2016. | |
− |
Facts about "KiloCore - UC Davis"
base frequency | 1,780 MHz (1.78 GHz, 1,780,000 kHz) + |
core count | 1,000 + |
designer | UC Davis +, Brent Bohnenstiehl +, Aaron Stillmaker + and Bevan Baas + |
die area | 64 mm² (0.0992 in², 0.64 cm², 64,000,000 µm²) + |
first announced | June 17, 2016 + |
full page name | uc davis/kilocore + |
instance of | microprocessor + |
ldate | June 17, 2016 + |
main image | + |
main image caption | KiloCore on a daughterboard + |
manufacturer | IBM + |
name | KiloCore + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |
technology | CMOS + |
transistor count | 621,000,000 + |
word size | 16 bit (2 octets, 4 nibbles) + |