From WikiChip
Editing pezy/pezy-scx/pezy-sc4
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{pezy title|PEZY-SC4}} | {{pezy title|PEZY-SC4}} | ||
− | + | '''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor. | |
− | + | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | '''PEZY-SC4''' ('''PEZY Super Computer 4''') is | ||
{{unknown features}} | {{unknown features}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Memory controller == | == Memory controller == | ||
− | |||
{{memory controller | {{memory controller | ||
|type=DDR5-4000 | |type=DDR5-4000 | ||
Line 46: | Line 13: | ||
|controllers=4 | |controllers=4 | ||
|channels=4 | |channels=4 | ||
− | |||
|max bandwidth=119.2 GiB/s | |max bandwidth=119.2 GiB/s | ||
− | |||
− | |||
|bandwidth qchan=119.2 GiB/s | |bandwidth qchan=119.2 GiB/s | ||
}} | }} | ||
− | |||
− | |||
{{memory controller | {{memory controller | ||
Line 61: | Line 23: | ||
|max bandwidth=22.35 TiB/s | |max bandwidth=22.35 TiB/s | ||
}} | }} | ||
− | |||
− | |||
− |
Facts about "PEZY-SC4 - PEZY"
base frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
core count | 16,384 + |
core voltage | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | PEZY + |
die area | 740 mm² (1.147 in², 7.4 cm², 740,000,000 µm²) + |
family | PEZY-SCx + |
first announced | 2016 + |
first launched | 2020 + |
full page name | pezy/pezy-scx/pezy-sc4 + |
has ecc memory support | true + and false + |
instance of | microprocessor + |
ldate | 3000 + |
manufacturer | TSMC + |
market segment | Supercomputer + |
max memory bandwidth | 119.2 GiB/s (122,060.8 MiB/s, 127.99 GB/s, 127,990.025 MB/s, 0.116 TiB/s, 0.128 TB/s) + and 22,886.4 GiB/s (23,435,673.6 MiB/s, 24,574.085 GB/s, 24,574,084.881 MB/s, 22.35 TiB/s, 24.574 TB/s) + |
max memory channels | 4 + and 8 + |
model number | PEZY-SC4 + |
name | PEZY-SC4 + |
peak flops (double-precision) | 52,428,800,000,000 FLOPS (52,428,800,000 KFLOPS, 52,428,800 MFLOPS, 52,428.8 GFLOPS, 52.429 TFLOPS, 0.0524 PFLOPS, 5.24288e-5 EFLOPS, 5.24288e-8 ZFLOPS) + |
peak flops (half-precision) | 209,715,200,000,000 FLOPS (209,715,200,000 KFLOPS, 209,715,200 MFLOPS, 209,715.2 GFLOPS, 209.715 TFLOPS, 0.21 PFLOPS, 2.097152e-4 EFLOPS, 2.097152e-7 ZFLOPS) + |
peak flops (single-precision) | 104,857,600,000,000 FLOPS (104,857,600,000 KFLOPS, 104,857,600 MFLOPS, 104,857.6 GFLOPS, 104.858 TFLOPS, 0.105 PFLOPS, 1.048576e-4 EFLOPS, 1.048576e-7 ZFLOPS) + |
power dissipation | 640 W (640,000 mW, 0.858 hp, 0.64 kW) + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + |
supported memory type | DDR5-4000 + |
technology | CMOS + |
thread count | 131,072 + |