From WikiChip
Editing intel/microarchitectures/ice lake (client)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 55: Line 55:
 
|l1d desc=12-way set associative
 
|l1d desc=12-way set associative
 
|l2=512 KiB
 
|l2=512 KiB
|l2 per=core
+
|l2 per=512 KiB
|l2 desc=8-way set associative
+
|l2 desc=12-way set associative
 
|l3=2 MiB
 
|l3=2 MiB
 
|l3 per=core
 
|l3 per=core
Line 69: Line 69:
 
|contemporary link=intel/microarchitectures/ice_lake_(server)
 
|contemporary link=intel/microarchitectures/ice_lake_(server)
 
}}
 
}}
'''Ice Lake''' ('''ICL''') '''Client Configuration''' is [[Intel]]'s successor to {{\\|Cannon Lake}}, a [[10 nm]] [[microarchitecture]] for mainstream mobile devices.
+
'''Ice Lake''' ('''ICL''') '''Client Configuration''' is [[Intel]]'s successor to {{\\|Cannon Lake}}, a [[10 nm]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices.
  
 
For mobile devices, Ice Lake is branded as 10th Generation Core i3, i5, and i7 processors.
 
For mobile devices, Ice Lake is branded as 10th Generation Core i3, i5, and i7 processors.
Line 86: Line 86:
 
| <s>{{intel|Ice Lake S|l=core}}</s>? || <s>ICL-S</s> || <s>Performance-optimized lifestyle</s> || || <s>Desktop performance to value, AiOs, and minis</s>
 
| <s>{{intel|Ice Lake S|l=core}}</s>? || <s>ICL-S</s> || <s>Performance-optimized lifestyle</s> || || <s>Desktop performance to value, AiOs, and minis</s>
 
|}
 
|}
 
== Lead ==
 
* '''Ophir Edlis''' - Senior Principal Engineer & Lead Architect Ice Lake SoC
 
  
 
== Process Technology==
 
== Process Technology==
{{main|10_nm_lithography_process#Intel|l1=Intel's 10-nanometer process}}
+
{{see also|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}}
Prolong delays with Intel's 10-nanometer process due to yield issues meant the terminology around that process was changed over time. Ice Lake is fabricated on Intel's second-generation enhanced [[10 nm process]]. Originally the process was meant to succeed first-generation which was used for {{\\|Cannon Lake}}. Unfortunately due to yield and performance reasons, Intel re-designated 2nd-generation as 1st-generation (ignoring {{\\|Cannon Lake}}), hence the plain name of "10nm" (without any pluses).
+
Ice Lake is fabricated on Intel's second-generation enhanced [[10 nm process]] called "10 nm+". Versus the first generation 10nm which was used for {{\\|Cannon Lake}}, 10nm+ features higher performance through higher drive current for the same power envelope. Intel says that Ice Lake is built on their learnings from their Cannon Lake products which were largely treated as a learning vehicle. Between Cannon Lake and Ice Lake, a number of changes were made in order to improve the process for their products. One such change was the addition of an extra metal layer (originally said to be 12, is now presumably 13 on Ice Lake) in order to improve the power delivery of the chip. Additionally, they have improved the threshold voltage of the transistors as well as their MIM cap among other changes.
  
Intel says that Ice Lake is built on their learnings from their Cannon Lake chip which were largely treated as a learning vehicle. Between Cannon Lake and Ice Lake, a number of changes were made in order to improve the process for their products. One such change was the addition of an extra metal layer (originally said to be 12, is now presumably 13 on Ice Lake) in order to improve the power delivery of the chip. Additionally, they have improved the threshold voltage of the transistors as well as their MIM cap among other changes.
+
[[File:intels 10+ and 10++.png|750px]]
  
 
{{clear}}
 
{{clear}}
Line 141: Line 138:
 
** {{intel|Gen10|l=arch}} → {{intel|Gen11|l=arch}} graphics (''Gen10 was never productized'')
 
** {{intel|Gen10|l=arch}} → {{intel|Gen11|l=arch}} graphics (''Gen10 was never productized'')
 
** {{intel|Gen11|l=arch}} GPUs
 
** {{intel|Gen11|l=arch}} GPUs
*** UHD Graphics 6xx (GT1) '''→''' UHD Graphics 9xx (GT2) (32 Execution Units, 2.67x EUs from {{\\|Gen9}})
+
*** UHD Graphics 6xx (GT1) '''→''' UHD Graphics 7xx (GT2) (32 Execution Units, 2.67x EUs from {{\\|Gen9}})
 
*** UHD Graphics 6xx (GT2) '''→''' Iris Plus Graphics 9xx (GT2) (48-64 Execution Units, 2-2.6x EUs from {{\\|Gen9}})
 
*** UHD Graphics 6xx (GT2) '''→''' Iris Plus Graphics 9xx (GT2) (48-64 Execution Units, 2-2.6x EUs from {{\\|Gen9}})
 
**** 1,024 GFLOPS @ 1 GHz (GT2)
 
**** 1,024 GFLOPS @ 1 GHz (GT2)
Line 228: Line 225:
  
 
=== Thunderbolt IO subsystem ===
 
=== Thunderbolt IO subsystem ===
By far the largest new integration in Ice Lake is the Thunderbolt I/O Subsystem. According to Intel, this is the largest integration they have done since the integration of the graphics processing unit in {{\\|Sandy Bridge}}. When Ice Lake was introduced, [[Thunderbolt 3]] was the fastest and most versatile connector that was available. Not only is it four times faster than USB 3.1, but it also supports additional peripherals over [[PCIe]], [[USB 3.1]], and DisplayPort, though note that only [[PCIe]] and [[DisplayPort]] tunnel over Thunderbolt while the [[USB 3.1]] is MUXed over them for direct USB support.
+
By far the largest new integration in Ice Lake is the Thunderbolt I/O Subsystem. According to Intel, this is the largest integration they have done since the integration of the graphics processing unit in {{\\|Sandy Bridge}}. When Ice Lake was introduced, [[Thunderbolt 3]] was the fastest and most versatile connector that was available. Not only is it four times faster than USB 3.1, but it also supports additional peripherals over [[PCIe]], [[USB 3]], and DisplayPort.
  
Ice Lake contains two modular FIAs, each one connect to a pair of Type-C ports for a total of four ports. The FIA can multiplex between a standard [[USB Type-C connector]] and a [[Thunderbolt connector]]. When serving USB 3.1, the FIA can serve as a standard USB Type-C connection, while when using PCIe/DP, it tunnels over Thunderbolt alternate mode. Each FIA is connected to the USB controller, Display Engine, and the CIO Router. The CIO Router is the actual Thunderbolt router and it can be thought of as a display engine as well. Ice Lake has a total of four PCIe controllers coming from four root complexes. Two PCIe controllers go to each of the CIOs. Previously, there was just a single PCIe controller going to the Titan Ridge controller, so there was effectively one PCIe controller for both ports. Compared to the prior generation, each port now effectively has double the bandwidth.
+
Ice Lake contains two modular FIAs, each one connect to a pair of Type-C ports for a total of four ports. The FIA can multiplex between a standard [[USB Type-C connector]] and a [[Thunderbolt connector]]. Therefore when not Thunderbolt support is desired, the FIA can serve as a standard USB Type-C connection. Each FIA is connected to the USB controller, Display Engine, and the CIO Router. The CIO Router is the actual Thunderbolt router and it can be thought of as a display engine as well. Ice Lake has a total of four PCIe controllers coming from four root complexes. Two PCIe controllers go to each of the CIOs. Previously, there was just a single PCIe controller going to the Titan Ridge controller, so there was effectively one PCIe controller for both ports. Compared to the prior generation, each port now effectively has double the bandwidth.
  
  
Line 239: Line 236:
  
  
Previously (e.g., with {{\\|Whiskey Lake}}), for OEMs to support Thunderbolt 3 in mobile devices, they had to use Intel's Titan Ridge controller. Titan Ridge was a discrete Thunderbolt 3 chip that came with either one or two dedicated [[Thunderbolt 3]] ports. In order to support everything that was necessary (e.g., legacy [[USB 2]] as well as high speed PCIe Gen 3), the controller was connected to both the CPU and the chipset. The chipset was connected over four PCIe Gen 3 lanes. The CPU had two DisplayPort connections. Each of those passed over four PCIe Gen 3 lanes. In order to offer legacy I/O support, a direct USB 2.0 link from the PCH went to the port. For charging capabilities, the port was also connected directly to a Power Deliver (PD) controller. In total, 17 PCIe Gen 3 lanes operating at around 8 GT/s were required between the Titan Ridge controller and the chipset and CPU.
+
Previously (e.g., with {{\\|Whiskey Lake}}), for OEMs to support Thunderbolt 3 in mobile devices, they had to use Intel's Titan Ridge controller. Titan Ridge was a discrete Thunderbolt 3 chip that came with either one or two dedicated [[Thunderbolt 3]] ports. In order to support everything that was necessary (e.g., legacy [[USB 2]] as well as high speed PCIe Gen 3), the controller was connected to both the CPU and the hipset. The chipset was connected over four PCIe Gen 3 lanes. The CPU had two DisplayPort connections. Each of those passed over four PCIe Gen 3 lanes. In order to offer legacy I/O support, a direct USB 2.0 link from the PCH went to the port. For charging capabilities, the port was also connected directly to a Power Deliver (PD) controller. In total, 17 PCIe Gen 3 lanes operating at around 8 GT/s were required between the Titan Ridge controller and the chipset and CPU.
  
 
Due to the design complexity introduced by the discrete controller, most mobile devices that made use of Titan Ridge only supported it on one side of the device - typically on the side of the device closer to the controller itself.
 
Due to the design complexity introduced by the discrete controller, most mobile devices that made use of Titan Ridge only supported it on one side of the device - typically on the side of the device closer to the controller itself.
Line 250: Line 247:
  
  
With Ice Lake, Intel simplified the overall design considerably. The biggest change comes from the fact that most of the Titan Ridge logic has been integrated into the Ice Lake SoC itself, reducing board space, routing, and the overall [[bill of materials]]. Instead of the seventeen lanes that were required by the Titan Ridge controller, Ice Lake exposes just eight lanes – four lanes to each [[retimer]] which drive the signals to the connectors. Therefore, in total there are just eight lanes operating at 20 GT/s instead of seventeen lanes operating at 8 GT/s (note that number includes the 8.1 GT/s DP links). The reduction of lanes, along with their associated components such as the buffers, reduces the overall power consumption of the system. Intel stated that, depending on the exact device design, they saw a reduction of up to 300 mW per port when the port was fully utilized. Previously, the dual-port Titan Ridge controller had a TDP of up to 2.4 W, so the overall saving is fairly sizable. The additional power saving thus translates to better performance as more of the overall power budget can be allocated for the GPU and CPU instead of the I/O.
+
With Ice Lake, Intel simplified the overall design considerably. The biggest change comes from the fact that most of the Titan Ridge logic has been integrated into the Ice Lake SoC itself, reducing board space, routing, and the overall [[bill of materials]]. Instead of the seventeen PCIe lanes that were required by the Titan Ridge controller, Ice Lake exposes just eight lanes – four lanes to each [[retimer]] which drive the signals to the connectors. Therefore, in total there are just eight lanes operating at 20 GT/s instead of seventeen lanes operating at 8 GT/s. The reduction of lanes, along with their associated components such as the buffers, reduces the overall power consumption of the system. Intel stated that, depending on the exact device design, they saw a reduction of up to 300 mW per port when the port was fully utilized. Previously, the dual-port Titan Ridge controller had a TDP of up to 2.4 W, so the overall saving is fairly sizable. The additional power saving thus translates to better performance as more of the overall power budget can be allocated for the GPU and CPU instead of the I/O.
  
 
One of the other benefits of the Thunderbolt 3 integration is that half of the lanes can be exposed to each side of the device. With the Titan Ridge controller, offering Type-C ports on the side further from the controller was more complex and was quite rare and most OEMs simply opted to offer a legacy connector of some sort such as a USB 2.0 on that side. With Ice Lake, the direct Thunderbolt lanes that go to each retimer are easily exposed to both sides of the device, meaning, at least in theory, OEMs should have no problem offering symmetrical connections on both sides of the device.
 
One of the other benefits of the Thunderbolt 3 integration is that half of the lanes can be exposed to each side of the device. With the Titan Ridge controller, offering Type-C ports on the side further from the controller was more complex and was quite rare and most OEMs simply opted to offer a legacy connector of some sort such as a USB 2.0 on that side. With Ice Lake, the direct Thunderbolt lanes that go to each retimer are easily exposed to both sides of the device, meaning, at least in theory, OEMs should have no problem offering symmetrical connections on both sides of the device.
Line 267: Line 264:
  
  
{{center|'''Figure: Thunderbolt 3 support on Ice Lake through the Thunderbolt 3 integration<br>Full configuration with four ports and every feature through every port'''}}
+
{{center|'''Thunderbolt 3 support on Ice Lake through the Thunderbolt 3 integration<br>Full configuration with four ports and every feature through every port'''}}
  
 
== Clock domains ==
 
== Clock domains ==

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category:

codenameIce Lake (client) +
core count2 + and 4 +
designerIntel +
first launchedMay 27, 2019 +
full page nameintel/microarchitectures/ice lake (client) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameIce Lake (client) +
pipeline stages (max)19 +
pipeline stages (min)14 +
process10 nm (0.01 μm, 1.0e-5 mm) +