From WikiChip
Editing intel/mcs-4/4004
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | {{ | + | {{Microprocessor |
− | + | |name = Intel 4004 | |
− | |name=4004 | + | |image = [[File:C4004 (Intel).jpg|250px]] |
− | |image= | + | |developer = [[Intel]] |
− | | | + | |intro_date = March 1971 |
− | | | + | |model = 4004 |
− | | | + | |transistors = 2,300 |
− | |model | + | |cores = 1 |
− | + | |clock = 740 KHz | |
− | + | |bus_width = 4-bit | |
− | + | |lithography = 10μm | |
− | + | |tdp = 0.63 [[Watts|W]] | |
− | + | |mem_max = 4[[KB]] (program)<br />640[[B]] (RAM) | |
− | + | |package = 16-pin [[Dual in-line package|DIP]] | |
− | + | |}} | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |transistors=2, | ||
− | |||
− | |||
− | | | ||
− | |||
− | |||
− | |||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | The microprocessor had a limited architecture | + | The '''Intel 4004''' was the first commercially available [[microprocessor]] in history released by [[Intel Corporation]] in 1971. The 4004 was a [[4-bit CPU]] designed for use in the Busicom 141-PF printing calculator<ref>[http://www.intel.com/content/www/us/en/history/museum-story-of-intel-4004.html The Story of the Intel® 4004]</ref>. The chip, which clocked at 740 KHz, employed a 10µm<ref>[http://www.intel.com/Assets/PDF/DataSheet/4004_datasheet.pdf 4004 Datasheet]</ref> process silicon-gate, capable of executing 92,000 instructions per second. The chip was capable of accessing 4KB of [[program memory]] and 640 bytes of RAM. The 4004 was part of the [[Intel MCS4]] system. |
+ | |||
+ | The microprocessor had a limited architecture such as only 3-levels deep [[stack]], a complex memory access scheme, and no [[interrupt]] support. | ||
+ | |||
+ | == History == | ||
+ | [[File:1971 Intel Advertisement.jpg|350px|thumbnail|right|An ad for the 4004 in the Nov. 15, 1971 issue of [[Wikipedia:Electronic News|Electronic News]]]] | ||
+ | Before Federico Faggin joined Intel in 1970, the development of the 4004 was stall was dreadful. At Intel, Federico developed several design innovations that made it possible to fit the microprocessor in one chip, including new methodology for random logic chip design using silicon gate technology.<ref>Faggin. Il padre del chip intelligente, Angelo Gallippi, 2002, 88-7118-149-2</ref>. He developed the 4004 testing tool, the chip and logic design together with the layout of all the chips of the entire MCS-4 system. | ||
+ | |||
+ | In November of 1971, a memory chip manufacturer by the name [[Intel]] publicly announcement the world's first single chip microprocessor, in the Nov. 15, issue of [[Wikipedia:Electronic News|Electronic News]]. The prophetic ad read: "Announcing a new era in integrated electronics". The chip was designed by Federico Faggin, Ted Hoff, and Masatoshi Shima and received U.S. Patent [http://www.google.com/patents/US3821715 #3,821,715]. The original 4004 chips were shipped in a 16-pin ceramic [[Dual in-line package|DIP]]. | ||
== Variations == | == Variations == | ||
− | [[File:KL National INS4004.jpg| | + | [[File:KL National INS4004.jpg|300px;px|thumbnail|left|A National Semiconductor version of the 4004, INS4004J]] |
− | Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel C4004'' | + | Three primary source variations were produced by Intel: C4004, D4004, and the P4004. The ''Intel C4004'' is the first chip to be manufactured. It had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976. The ''Intel D4004'' was first produced around mid 1976, had a plastic and black ceramic package. The ''Intel P4004'' is the plastic packaging version. |
− | + | Only one known secondary source exists, made by National Semiconductor since mid-1975. The National Semiconductor produced two versions: ''INS4004J'' and ''INS4004D''. The ''INS4004J'' is a 16-pin black ceramic DIP. The ''INS4004D'' version is a 16-pin side-brazed ceramic DIP. | |
{| class="wikitable" | {| class="wikitable" | ||
Line 78: | Line 41: | ||
| Intel || P4004 || 16-pin Plastic DIP | | Intel || P4004 || 16-pin Plastic DIP | ||
|- | |- | ||
− | | | + | | National Semiconductor || INS4004D || 16-pin Ceramic DIP |
|- | |- | ||
| National Semiconductor || INS4004J || 16-pin side-brazed Ceramic DIP | | National Semiconductor || INS4004J || 16-pin side-brazed Ceramic DIP | ||
− | |||
− | |||
− | |||
− | |||
|} | |} | ||
{{clear}} | {{clear}} | ||
+ | |||
+ | == Collectability == | ||
+ | Due to its notability statues and historic value, the Intel 4004 is very collectible among collectors and non-collector alike. The ''C4004'', white ceramic package are the most sought-after version which sells for hundreds of dollars. | ||
== Pinout == | == Pinout == | ||
[[File:4004 dil.svg|thumbnail|300px|right|Pinout diagram of the Intel 4004]] | [[File:4004 dil.svg|thumbnail|300px|right|Pinout diagram of the Intel 4004]] | ||
− | The 4004 has 16 pins that are used for i/o, memory controller, clock phases, power and reset. | + | The 4004 has 16 pins that are used for i/o, memory controller, clock phases, power, and reset. |
{| class="wikitable" | {| class="wikitable" | ||
Line 112: | Line 74: | ||
| 7 || Clock Phase 2 | | 7 || Clock Phase 2 | ||
|- | |- | ||
− | | 8 || Sync || ROM & RAM Sync || Synchronizes the ROM and RAM by signaling the clock is on the | + | | 8 || Sync || ROM & RAM Sync || Synchronizes the ROM and RAM by signaling the clock is on the raising edge. |
|- | |- | ||
− | | 9 || Reset || Reset flag || A logic 1 clears all processor status registers and forces the program counter to jump to address 0x0. The RESET signal must be on for at least 64 clock cycles | + | | 9 || Reset || Reset flag || A logic 1 clears all processor status registers and forces the program counter to jump to address 0x0. The RESET signal must be on for at least 64 clock cycles to take effect. |
|- | |- | ||
| 10 || Test || Test logic state || Signal can be tested via the <code>JCN</code> instruction. | | 10 || Test || Test logic state || Signal can be tested via the <code>JCN</code> instruction. | ||
Line 122: | Line 84: | ||
| 12 || V<sub>DD</sub> || V<sub>SS</sub> -15±5% || | | 12 || V<sub>DD</sub> || V<sub>SS</sub> -15±5% || | ||
|- | |- | ||
− | | 13 || CM-RAM<sub>3</sub> || rowspan="4" | CM- | + | | 13 || CM-RAM<sub>3</sub> || rowspan="4" | CM-ROM outputs || rowspan="4" | Bank selection signal for the [[Intel 4002|4002 RAM]] chips in the system. |
|- | |- | ||
| 14 || CM-RAM<sub>2</sub> | | 14 || CM-RAM<sub>2</sub> | ||
Line 130: | Line 92: | ||
| 16 || CM-RAM<sub>0</sub> | | 16 || CM-RAM<sub>0</sub> | ||
|} | |} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== References == | == References == | ||
{{reflist}} | {{reflist}} | ||
+ | |||
+ | {{DEFAULTSORT:4004, Intel}} | ||
+ | [[Category:Intel microprocessors]] | ||
+ | [[Category:4-bit microprocessors]] |
Facts about "4004 - Intel"
base frequency | 0.5 MHz (5.0e-4 GHz, 500 kHz) + and 0.74 MHz (7.4e-4 GHz, 740 kHz) + |
chipset | 4001 +, 4002 + and 4003 + |
core count | 1 + |
core voltage | 15 V (150 dV, 1,500 cV, 15,000 mV) + |
core voltage tolerance | 5% + |
designer | Ted Hoff +, Federico Faggin +, Stan Mazor +, Intel + and Masatoshi Shim + |
die area | 12 mm² (0.0186 in², 0.12 cm², 12,000,000 µm²) + |
die length | 4 mm (0.4 cm, 0.157 in, 4,000 µm) + |
die width | 3 mm (0.3 cm, 0.118 in, 3,000 µm) + |
family | MCS-4 + |
first announced | November 15, 1971 + |
first launched | December 1971 + |
full page name | intel/mcs-4/4004 + |
instance of | microprocessor + |
isa | 4004 + |
isa family | 4004 + |
last order | 1982 + |
ldate | December 1971 + |
main image | + |
main image caption | 4004 in CerDIP + |
manufacturer | Intel + |
market segment | Commercial + and Industrial + |
max ambient temperature | 343.15 K (70 °C, 158 °F, 617.67 °R) + |
max memory address | 4 kB + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | 4004 + |
min ambient temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 218.15 K (-55 °C, -67 °F, 392.67 °R) + |
model number | 4004 + |
name | 4004 + |
part number | C4004 +, P4004 + and D4004 + |
power dissipation | 1 W (1,000 mW, 0.00134 hp, 0.001 kW) + |
process | 10,000 nm (10 μm, 0.01 mm) + |
series | MCS + |
technology | pMOS + |
thread count | 1 + |
transistor count | 2,250 + |
word size | 4 bit (0.5 octets, 1 nibbles) + |