From WikiChip
Editing intel/atom/c3955
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 92: | Line 92: | ||
|usb revision=3.0 | |usb revision=3.0 | ||
|usb ports=8 | |usb ports=8 | ||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
}} | }} |
Facts about "Atom C3955 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom C3955 - Intel#package + and Atom C3955 - Intel#pcie + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
clock multiplier | 21 + |
core count | 16 + |
core family | 6 + |
core model | 95 + |
core name | Denverton + |
core stepping | B1 + |
designer | Intel + |
family | Atom + |
first announced | August 15, 2017 + |
first launched | August 15, 2017 + |
full page name | intel/atom/c3955 + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Turbo Boost Technology 2.0 +, Extended Page Tables + and Memory Protection Extensions + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 896 KiB (917,504 B, 0.875 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
ldate | August 15, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + and Embedded + |
max case temperature | 351.15 K (78 °C, 172.4 °F, 632.07 °R) + |
max cpu count | 1 + |
max hsio lanes | 20 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 262,144 MiB (268,435,456 KiB, 274,877,906,944 B, 256 GiB, 0.25 TiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
max usb ports | 8 + |
microarchitecture | Goldmont + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | C3955 + |
name | Atom C3955 + |
package | FCBGA-1310 + |
part number | HW8076503528301 + |
part of | Server and Cloud Storage SKUs + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 434.00 (€ 390.60, £ 351.54, ¥ 44,845.22) + |
s-spec | SR3F3 + |
series | 3000 + |
smp max ways | 1 + |
supported memory type | DDR3L-1600 + and DDR4-2400 + |
tdp | 32 W (32,000 mW, 0.0429 hp, 0.032 kW) + |
technology | CMOS + |
thread count | 16 + |
turbo frequency (1 core) | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |