From WikiChip
Editing hisilicon/kirin/970
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 7: | Line 7: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|model number=970 | |model number=970 | ||
− | |||
|market=Mobile | |market=Mobile | ||
|first announced=September 1, 2017 | |first announced=September 1, 2017 | ||
Line 31: | Line 30: | ||
|thread count=8 | |thread count=8 | ||
|max cpus=1 | |max cpus=1 | ||
− | |max memory= | + | |max memory=6 GiB |
}} | }} | ||
− | '''Kirin 970''' is a {{arch|64}} [[octa-core]] high-performance mobile [[ARM]] [[LTE]] SoC introduced by [[HiSilicon]] in mid-2017 at the [[2017 IFA]]. This chip, which is fabricated on a [[10 nm process]], features four {{armh|Cortex-A73|l=arch}} [[big cores]] operating at up to 2.36 GHz along with four {{armh|Cortex-A53}} [[little cores]] operating at up to 1.8 GHz. The 970 incorporates [[ARM Holdings|ARM]]'s {{armh|Mali G72}} (12 core) IGP operating at 850 MHz and supports up to | + | '''Kirin 970''' is a {{arch|64}} [[octa-core]] high-performance mobile [[ARM]] [[LTE]] SoC introduced by [[HiSilicon]] in mid-2017 at the [[2017 IFA]]. This chip, which is fabricated on a [[10 nm process]], features four {{armh|Cortex-A73|l=arch}} [[big cores]] operating at up to 2.36 GHz along with four {{armh|Cortex-A53}} [[little cores]] operating at up to 1.8 GHz. The 970 incorporates [[ARM Holdings|ARM]]'s {{armh|Mali G72}} (12 core) IGP operating at 850 MHz and supports up to 6 GiB of dual-channel LPDDR4-1866 memory. |
== Overview == | == Overview == | ||
Line 40: | Line 39: | ||
== Cache == | == Cache == | ||
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|arm holdings/microarchitectures/cortex-a73#Memory_Hierarchy|l1=Cortex-A53 § Cache|l2=Cortex-A73 § Cache}} | {{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|arm holdings/microarchitectures/cortex-a73#Memory_Hierarchy|l1=Cortex-A53 § Cache|l2=Cortex-A73 § Cache}} | ||
− | + | {{cache size}} | |
− | + | {{expand section}} | |
− | |||
− | {{cache size | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | {{ | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | }} | ||
== Memory controller == | == Memory controller == | ||
− | |||
− | |||
{{memory controller | {{memory controller | ||
− | |type= | + | |type=LPDDR4-1866 |
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=6 GiB |
|controllers=1 | |controllers=1 | ||
− | |channels= | + | |channels=2 |
− | |width= | + | |width=64 bit |
|max bandwidth=27.82 GiB/s | |max bandwidth=27.82 GiB/s | ||
− | |bandwidth | + | |bandwidth schan=13.91 GiB/s |
− | |bandwidth | + | |bandwidth dchan=27.82 GiB/s |
}} | }} | ||
Line 87: | Line 62: | ||
| max displays = 2 | | max displays = 2 | ||
| max memory = | | max memory = | ||
− | | frequency = | + | | frequency = 850 MHz |
| max frequency = | | max frequency = | ||
Line 102: | Line 77: | ||
| opengl es ver = 3.2 | | opengl es ver = 3.2 | ||
| openvg ver = 1.1 | | openvg ver = 1.1 | ||
− | | opencl ver = | + | | opencl ver = 2.0 |
| vulkan ver = 1.0 | | vulkan ver = 1.0 | ||
}} | }} | ||
− | + | * Hardware Acceleration | |
− | + | ** Decode: 2160p @ 60fps | |
− | + | ** Encode: 2160p @ 30fps | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Wireless == | == Wireless == | ||
Line 137: | Line 93: | ||
* Bluetooth 4.2 | * Bluetooth 4.2 | ||
* NFC | * NFC | ||
− | * GPS / A-GPS / GLONASS / BDS | + | * GPS / A-GPS / GLONASS / BDS / Galileo |
== Expansions == | == Expansions == | ||
Line 145: | Line 101: | ||
== Neural Network Processing Unit (NPU) == | == Neural Network Processing Unit (NPU) == | ||
[[File:kirin 970 npu.png|right|350px]] | [[File:kirin 970 npu.png|right|350px]] | ||
− | The Kirin 970 incorporates a new | + | The Kirin 970 incorporates a new Neural Network Processing Unit (NPU) designed specifically to be used as an AI accelerator. According to CEO Richard Yu, who also introduced the processor at 2017 IFA, the NPU uses up the die area of roughly half of the CPU while consuming 50% less power and performing around 25 times faster than a traditional CPU for tasks such as photo recognition. The NPU is said to deliver 1.92 [[TFLOP]]s (HP 16-bit). While the exact architectural detials of the NPU have been withheld, the NPU appear to be a licensed IP design from [[Cambricon Technologies]]. |
== Utilizing devices == | == Utilizing devices == | ||
* [[used by::Huawei Mate 10]] | * [[used by::Huawei Mate 10]] | ||
− | * [[used by::Huawei | + | * [[used by::Huawei Honor V10]] |
− | + | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
{{expand list}} | {{expand list}} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Kirin 970 - HiSilicon"
base frequency | 1,800 MHz (1.8 GHz, 1,800,000 kHz) + and 2,360 MHz (2.36 GHz, 2,360,000 kHz) + |
core count | 8 + |
core name | Cortex-A53 + and Cortex-A73 + |
designer | HiSilicon + and ARM Holdings + |
die area | 96.72 mm² (0.15 in², 0.967 cm², 96,720,000 µm²) + |
die length | 9.75 mm (0.975 cm, 0.384 in, 9,750 µm) + |
die width | 9.92 mm (0.992 cm, 0.391 in, 9,920 µm) + |
family | Kirin + |
first announced | September 1, 2017 + |
first launched | September 1, 2017 + |
full page name | hisilicon/kirin/970 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | Mali-G72 + |
integrated gpu base frequency | 746 MHz (0.746 GHz, 746,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 12 + |
isa | ARMv8 + |
isa family | ARM + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + and 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + and 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + and 256 KiB (262,144 B, 0.25 MiB) + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + and 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | September 1, 2017 + |
main image | + |
manufacturer | TSMC + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max memory bandwidth | 27.82 GiB/s (28,487.68 MiB/s, 29.871 GB/s, 29,871.498 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
max memory channels | 4 + |
microarchitecture | Cortex-A53 + and Cortex-A73 + |
model number | 970 + |
name | Kirin 970 + |
part number | Hi3670 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
series | 900 + |
smp max ways | 1 + |
supported memory type | LPDDR4X-3732 + |
technology | CMOS + |
thread count | 8 + |
transistor count | 5,500,000,000 + |
used by | Huawei Mate 10 +, Huawei Mate 10 Pro +, Huawei Mate 10 Porsche Design +, Huawei P20 +, Huawei Mate RS Porsche Design +, Honor 10 +, Huawei Nova 3 +, Honor V10 (Honor View 10) +, Honor Note 10 +, Huawei P20 Pro +, Huawei Nova 4 +, HiKey 970 +, Honor 8 Pro +, Honor Play 2 + and Honor Play + |
word size | 64 bit (8 octets, 16 nibbles) + |