Semiconductor & Computer Engineering
From WikiChip
Editing hisilicon/k3/k3v1
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 1: | Line 1: | ||
{{hisilicon title|K3V1}} | {{hisilicon title|K3V1}} | ||
| − | {{ | + | {{mpu |
|name=K3V1 | |name=K3V1 | ||
|no image=Yes | |no image=Yes | ||
|designer=HiSilicon | |designer=HiSilicon | ||
| − | |||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|model number=K3V1 | |model number=K3V1 | ||
| Line 24: | Line 23: | ||
|thread count=1 | |thread count=1 | ||
|max cpus=1 | |max cpus=1 | ||
| − | |||
| − | |||
|package module 1={{packages/hisilicon/tfbga-460}} | |package module 1={{packages/hisilicon/tfbga-460}} | ||
}} | }} | ||
'''K3V1''' is a {{arch|32}} performance [[ARM]] microprocessor introduced by [[HiSilicon]] in [[2008]]. This chip incorporates a [[single core|single]] {{armh|ARM9}} core with {{arm|Jazelle}} support operating at 460 MHz (although later models might have supported higher frequency). This chip supports 32-bit or 16-bit DDR memory. | '''K3V1''' is a {{arch|32}} performance [[ARM]] microprocessor introduced by [[HiSilicon]] in [[2008]]. This chip incorporates a [[single core|single]] {{armh|ARM9}} core with {{arm|Jazelle}} support operating at 460 MHz (although later models might have supported higher frequency). This chip supports 32-bit or 16-bit DDR memory. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
Facts about "K3V1 - HiSilicon"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | K3V1 - HiSilicon#package + |
| base frequency | 460 MHz (0.46 GHz, 460,000 kHz) + |
| core count | 1 + |
| core name | ARM926EJ-S + |
| designer | HiSilicon + and ARM Holdings + |
| family | K3 + |
| first announced | June 2008 + |
| first launched | June 2008 + |
| full page name | hisilicon/k3/k3v1 + |
| has ecc memory support | false + |
| instance of | microprocessor + |
| io voltage | 1.8 V (18 dV, 180 cV, 1,800 mV) + and 2.5 V (25 dV, 250 cV, 2,500 mV) + |
| isa | ARMv5 + |
| isa family | ARM + |
| l1$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1d$ description | 4-way set associative + |
| l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| ldate | June 2008 + |
| manufacturer | TSMC + |
| market segment | Mobile + |
| max cpu count | 1 + |
| max memory channels | 1 + |
| microarchitecture | ARM9 + |
| model number | K3V1 + |
| name | K3V1 + |
| package | TFBGA-460 + |
| part number | Hi3611 + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |
| smp max ways | 1 + |
| supported memory type | DDR + |
| technology | CMOS + |
| thread count | 1 + |
| transistor count | 200,000,000 + |
| word size | 32 bit (4 octets, 8 nibbles) + |