From WikiChip
Editing amd/microarchitectures/zen 4
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 71: | Line 71: | ||
* {{x86|AVX-512}} instructions support, 256-bit data path<ref name="ryzen-7000-preview"/> | * {{x86|AVX-512}} instructions support, 256-bit data path<ref name="ryzen-7000-preview"/> | ||
* L1 and L2 DTLB size increased from 64 to 72 and 2,048 to 3,072 entries | * L1 and L2 DTLB size increased from 64 to 72 and 2,048 to 3,072 entries | ||
− | * Op cache size increased from 4,096 to 6, | + | * Op cache size increased from 4,096 to 6,750 Ops per core |
* L2 cache doubled from 512 KiB to 1 MiB per core (not all processor models), latency increased from 12 to 14 cycles minimum | * L2 cache doubled from 512 KiB to 1 MiB per core (not all processor models), latency increased from 12 to 14 cycles minimum | ||
* L3 cache average load-to-use latency increased from 46 to 50 cycles | * L3 cache average load-to-use latency increased from 46 to 50 cycles | ||
Line 118: | Line 118: | ||
==== Data and Instruction Caches ==== | ==== Data and Instruction Caches ==== | ||
* L0 Op Cache: | * L0 Op Cache: | ||
− | ** Up to 6, | + | ** Up to 6,750 Ops per core, 8-way set associative |
** 9 Op line size (restrictions apply depending on instruction type) | ** 9 Op line size (restrictions apply depending on instruction type) | ||
** Parity protected | ** Parity protected |
Facts about "Zen 4 - Microarchitectures - AMD"
codename | Zen 4 + |
designer | AMD + |
full page name | amd/microarchitectures/zen 4 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Zen 4 + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) + |