From WikiChip
Editing 5 nm lithography process
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 18: | Line 18: | ||
=== Intel === | === Intel === | ||
− | ==== | + | ==== P1278 ==== |
− | Intel | + | Intel's 5-nanometer (renamed as Intel 20A) process node is expected to ramp around the 2H2024/2025 timeframe. |
=== TSMC === | === TSMC === | ||
Line 180: | Line 180: | ||
** A15 Bionic | ** A15 Bionic | ||
**[[apple/mx/m1|M1]] | **[[apple/mx/m1|M1]] | ||
− | |||
− | |||
− | |||
− | |||
* AMD | * AMD | ||
Line 209: | Line 205: | ||
**Snapdragon 4000 | **Snapdragon 4000 | ||
**Snapdragon 8 Gen 1 | **Snapdragon 8 Gen 1 | ||
− | |||
*HiSilicon | *HiSilicon |