From WikiChip
Editing mediatek/mt65xx/mt6595 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "MT6595 - MediaTek"
base frequency | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + and 1,700 MHz (1.7 GHz, 1,700,000 kHz) + |
core count | 8 + |
core name | Cortex-A17 + and Cortex-A7 + |
designer | MediaTek + and ARM Holdings + |
die area | 89 mm² (0.138 in², 0.89 cm², 89,000,000 µm²) + |
family | MT65xx + |
first announced | November 2014 + |
first launched | November 2014 + |
full page name | mediatek/mt65xx/mt6595 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | PowerVR G6200 + |
integrated gpu base frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
integrated gpu designer | Imagination Technologies + |
isa | ARMv7 + |
isa family | ARM + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + and 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | November 2014 + |
manufacturer | TSMC + |
market segment | Mobile + |
max cpu count | 1 + |
max memory channels | 2 + |
microarchitecture | Cortex-A17 + and Cortex-A7 + |
model number | MT6595 + |
name | MT6595 + |
part number | MT6595 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
smp max ways | 1 + |
supported memory type | LPDDR3-1866 + |
technology | CMOS + |
thread count | 8 + |
used by | Gionee P7 Max +, InFocus M530 +, Zopo ZP999 + and Meizu MX4 + |
word size | 64 bit (8 octets, 16 nibbles) + |